.. | .. |
---|
| 1 | +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) |
---|
1 | 2 | /* |
---|
2 | 3 | * sama5d4.dtsi - Device Tree Include file for SAMA5D4 family SoC |
---|
3 | 4 | * |
---|
4 | 5 | * Copyright (C) 2014 Atmel, |
---|
5 | 6 | * 2014 Nicolas Ferre <nicolas.ferre@atmel.com> |
---|
6 | | - * |
---|
7 | | - * This file is dual-licensed: you can use it either under the terms |
---|
8 | | - * of the GPL or the X11 license, at your option. Note that this dual |
---|
9 | | - * licensing only applies to this file, and not this project as a |
---|
10 | | - * whole. |
---|
11 | | - * |
---|
12 | | - * a) This file is free software; you can redistribute it and/or |
---|
13 | | - * modify it under the terms of the GNU General Public License as |
---|
14 | | - * published by the Free Software Foundation; either version 2 of the |
---|
15 | | - * License, or (at your option) any later version. |
---|
16 | | - * |
---|
17 | | - * This file is distributed in the hope that it will be useful, |
---|
18 | | - * but WITHOUT ANY WARRANTY; without even the implied warranty of |
---|
19 | | - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
---|
20 | | - * GNU General Public License for more details. |
---|
21 | | - * |
---|
22 | | - * Or, alternatively, |
---|
23 | | - * |
---|
24 | | - * b) Permission is hereby granted, free of charge, to any person |
---|
25 | | - * obtaining a copy of this software and associated documentation |
---|
26 | | - * files (the "Software"), to deal in the Software without |
---|
27 | | - * restriction, including without limitation the rights to use, |
---|
28 | | - * copy, modify, merge, publish, distribute, sublicense, and/or |
---|
29 | | - * sell copies of the Software, and to permit persons to whom the |
---|
30 | | - * Software is furnished to do so, subject to the following |
---|
31 | | - * conditions: |
---|
32 | | - * |
---|
33 | | - * The above copyright notice and this permission notice shall be |
---|
34 | | - * included in all copies or substantial portions of the Software. |
---|
35 | | - * |
---|
36 | | - * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, |
---|
37 | | - * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES |
---|
38 | | - * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND |
---|
39 | | - * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT |
---|
40 | | - * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, |
---|
41 | | - * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING |
---|
42 | | - * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR |
---|
43 | | - * OTHER DEALINGS IN THE SOFTWARE. |
---|
44 | 7 | */ |
---|
45 | 8 | |
---|
46 | | -#include "skeleton.dtsi" |
---|
47 | 9 | #include <dt-bindings/clock/at91.h> |
---|
48 | 10 | #include <dt-bindings/dma/at91.h> |
---|
49 | 11 | #include <dt-bindings/pinctrl/at91.h> |
---|
.. | .. |
---|
51 | 13 | #include <dt-bindings/gpio/gpio.h> |
---|
52 | 14 | |
---|
53 | 15 | / { |
---|
| 16 | + #address-cells = <1>; |
---|
| 17 | + #size-cells = <1>; |
---|
54 | 18 | model = "Atmel SAMA5D4 family SoC"; |
---|
55 | 19 | compatible = "atmel,sama5d4"; |
---|
56 | 20 | interrupt-parent = <&aic>; |
---|
.. | .. |
---|
89 | 53 | }; |
---|
90 | 54 | }; |
---|
91 | 55 | |
---|
92 | | - memory { |
---|
| 56 | + memory@20000000 { |
---|
| 57 | + device_type = "memory"; |
---|
93 | 58 | reg = <0x20000000 0x20000000>; |
---|
94 | 59 | }; |
---|
95 | 60 | |
---|
.. | .. |
---|
116 | 81 | ns_sram: sram@210000 { |
---|
117 | 82 | compatible = "mmio-sram"; |
---|
118 | 83 | reg = <0x00210000 0x10000>; |
---|
| 84 | + #address-cells = <1>; |
---|
| 85 | + #size-cells = <1>; |
---|
| 86 | + ranges = <0 0x00210000 0x10000>; |
---|
119 | 87 | }; |
---|
120 | 88 | |
---|
121 | 89 | ahb { |
---|
.. | .. |
---|
128 | 96 | compatible = "mmio-sram"; |
---|
129 | 97 | no-memory-wc; |
---|
130 | 98 | reg = <0x100000 0x2400>; |
---|
| 99 | + #address-cells = <1>; |
---|
| 100 | + #size-cells = <1>; |
---|
| 101 | + ranges = <0 0x100000 0x2400>; |
---|
131 | 102 | }; |
---|
132 | 103 | |
---|
133 | 104 | usb0: gadget@400000 { |
---|
134 | | - #address-cells = <1>; |
---|
135 | | - #size-cells = <0>; |
---|
136 | 105 | compatible = "atmel,sama5d3-udc"; |
---|
137 | 106 | reg = <0x00400000 0x100000 |
---|
138 | 107 | 0xfc02c000 0x4000>; |
---|
139 | 108 | interrupts = <47 IRQ_TYPE_LEVEL_HIGH 2>; |
---|
140 | | - clocks = <&udphs_clk>, <&utmi>; |
---|
| 109 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 47>, <&pmc PMC_TYPE_CORE PMC_UTMI>; |
---|
141 | 110 | clock-names = "pclk", "hclk"; |
---|
142 | 111 | status = "disabled"; |
---|
143 | | - |
---|
144 | | - ep@0 { |
---|
145 | | - reg = <0>; |
---|
146 | | - atmel,fifo-size = <64>; |
---|
147 | | - atmel,nb-banks = <1>; |
---|
148 | | - }; |
---|
149 | | - |
---|
150 | | - ep@1 { |
---|
151 | | - reg = <1>; |
---|
152 | | - atmel,fifo-size = <1024>; |
---|
153 | | - atmel,nb-banks = <3>; |
---|
154 | | - atmel,can-dma; |
---|
155 | | - atmel,can-isoc; |
---|
156 | | - }; |
---|
157 | | - |
---|
158 | | - ep@2 { |
---|
159 | | - reg = <2>; |
---|
160 | | - atmel,fifo-size = <1024>; |
---|
161 | | - atmel,nb-banks = <3>; |
---|
162 | | - atmel,can-dma; |
---|
163 | | - atmel,can-isoc; |
---|
164 | | - }; |
---|
165 | | - |
---|
166 | | - ep@3 { |
---|
167 | | - reg = <3>; |
---|
168 | | - atmel,fifo-size = <1024>; |
---|
169 | | - atmel,nb-banks = <2>; |
---|
170 | | - atmel,can-dma; |
---|
171 | | - atmel,can-isoc; |
---|
172 | | - }; |
---|
173 | | - |
---|
174 | | - ep@4 { |
---|
175 | | - reg = <4>; |
---|
176 | | - atmel,fifo-size = <1024>; |
---|
177 | | - atmel,nb-banks = <2>; |
---|
178 | | - atmel,can-dma; |
---|
179 | | - atmel,can-isoc; |
---|
180 | | - }; |
---|
181 | | - |
---|
182 | | - ep@5 { |
---|
183 | | - reg = <5>; |
---|
184 | | - atmel,fifo-size = <1024>; |
---|
185 | | - atmel,nb-banks = <2>; |
---|
186 | | - atmel,can-dma; |
---|
187 | | - atmel,can-isoc; |
---|
188 | | - }; |
---|
189 | | - |
---|
190 | | - ep@6 { |
---|
191 | | - reg = <6>; |
---|
192 | | - atmel,fifo-size = <1024>; |
---|
193 | | - atmel,nb-banks = <2>; |
---|
194 | | - atmel,can-dma; |
---|
195 | | - atmel,can-isoc; |
---|
196 | | - }; |
---|
197 | | - |
---|
198 | | - ep@7 { |
---|
199 | | - reg = <7>; |
---|
200 | | - atmel,fifo-size = <1024>; |
---|
201 | | - atmel,nb-banks = <2>; |
---|
202 | | - atmel,can-dma; |
---|
203 | | - atmel,can-isoc; |
---|
204 | | - }; |
---|
205 | | - |
---|
206 | | - ep@8 { |
---|
207 | | - reg = <8>; |
---|
208 | | - atmel,fifo-size = <1024>; |
---|
209 | | - atmel,nb-banks = <2>; |
---|
210 | | - atmel,can-isoc; |
---|
211 | | - }; |
---|
212 | | - |
---|
213 | | - ep@9 { |
---|
214 | | - reg = <9>; |
---|
215 | | - atmel,fifo-size = <1024>; |
---|
216 | | - atmel,nb-banks = <2>; |
---|
217 | | - atmel,can-isoc; |
---|
218 | | - }; |
---|
219 | | - |
---|
220 | | - ep@10 { |
---|
221 | | - reg = <10>; |
---|
222 | | - atmel,fifo-size = <1024>; |
---|
223 | | - atmel,nb-banks = <2>; |
---|
224 | | - atmel,can-isoc; |
---|
225 | | - }; |
---|
226 | | - |
---|
227 | | - ep@11 { |
---|
228 | | - reg = <11>; |
---|
229 | | - atmel,fifo-size = <1024>; |
---|
230 | | - atmel,nb-banks = <2>; |
---|
231 | | - atmel,can-isoc; |
---|
232 | | - }; |
---|
233 | | - |
---|
234 | | - ep@12 { |
---|
235 | | - reg = <12>; |
---|
236 | | - atmel,fifo-size = <1024>; |
---|
237 | | - atmel,nb-banks = <2>; |
---|
238 | | - atmel,can-isoc; |
---|
239 | | - }; |
---|
240 | | - |
---|
241 | | - ep@13 { |
---|
242 | | - reg = <13>; |
---|
243 | | - atmel,fifo-size = <1024>; |
---|
244 | | - atmel,nb-banks = <2>; |
---|
245 | | - atmel,can-isoc; |
---|
246 | | - }; |
---|
247 | | - |
---|
248 | | - ep@14 { |
---|
249 | | - reg = <14>; |
---|
250 | | - atmel,fifo-size = <1024>; |
---|
251 | | - atmel,nb-banks = <2>; |
---|
252 | | - atmel,can-isoc; |
---|
253 | | - }; |
---|
254 | | - |
---|
255 | | - ep@15 { |
---|
256 | | - reg = <15>; |
---|
257 | | - atmel,fifo-size = <1024>; |
---|
258 | | - atmel,nb-banks = <2>; |
---|
259 | | - atmel,can-isoc; |
---|
260 | | - }; |
---|
261 | 112 | }; |
---|
262 | 113 | |
---|
263 | 114 | usb1: ohci@500000 { |
---|
264 | 115 | compatible = "atmel,at91rm9200-ohci", "usb-ohci"; |
---|
265 | 116 | reg = <0x00500000 0x100000>; |
---|
266 | 117 | interrupts = <46 IRQ_TYPE_LEVEL_HIGH 2>; |
---|
267 | | - clocks = <&uhphs_clk>, <&uhphs_clk>, <&uhpck>; |
---|
| 118 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 46>, <&pmc PMC_TYPE_PERIPHERAL 46>, <&pmc PMC_TYPE_SYSTEM 6>; |
---|
268 | 119 | clock-names = "ohci_clk", "hclk", "uhpck"; |
---|
269 | 120 | status = "disabled"; |
---|
270 | 121 | }; |
---|
.. | .. |
---|
273 | 124 | compatible = "atmel,at91sam9g45-ehci", "usb-ehci"; |
---|
274 | 125 | reg = <0x00600000 0x100000>; |
---|
275 | 126 | interrupts = <46 IRQ_TYPE_LEVEL_HIGH 2>; |
---|
276 | | - clocks = <&utmi>, <&uhphs_clk>; |
---|
| 127 | + clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_PERIPHERAL 46>; |
---|
277 | 128 | clock-names = "usb_clk", "ehci_clk"; |
---|
278 | 129 | status = "disabled"; |
---|
279 | 130 | }; |
---|
.. | .. |
---|
297 | 148 | 0x1 0x0 0x60000000 0x10000000 |
---|
298 | 149 | 0x2 0x0 0x70000000 0x10000000 |
---|
299 | 150 | 0x3 0x0 0x80000000 0x8000000>; |
---|
300 | | - clocks = <&mck>; |
---|
| 151 | + clocks = <&pmc PMC_TYPE_CORE PMC_MCK>; |
---|
301 | 152 | status = "disabled"; |
---|
302 | 153 | |
---|
303 | 154 | nand_controller: nand-controller { |
---|
.. | .. |
---|
327 | 178 | compatible = "atmel,sama5d4-hlcdc"; |
---|
328 | 179 | reg = <0xf0000000 0x4000>; |
---|
329 | 180 | interrupts = <51 IRQ_TYPE_LEVEL_HIGH 0>; |
---|
330 | | - clocks = <&lcdc_clk>, <&lcdck>, <&clk32k>; |
---|
| 181 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 51>, <&pmc PMC_TYPE_SYSTEM 3>, <&clk32k>; |
---|
331 | 182 | clock-names = "periph_clk","sys_clk", "slow_clk"; |
---|
332 | 183 | status = "disabled"; |
---|
333 | 184 | |
---|
.. | .. |
---|
356 | 207 | reg = <0xf0004000 0x200>; |
---|
357 | 208 | interrupts = <50 IRQ_TYPE_LEVEL_HIGH 0>; |
---|
358 | 209 | #dma-cells = <1>; |
---|
359 | | - clocks = <&dma1_clk>; |
---|
| 210 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 50>; |
---|
360 | 211 | clock-names = "dma_clk"; |
---|
361 | 212 | }; |
---|
362 | 213 | |
---|
.. | .. |
---|
366 | 217 | interrupts = <52 IRQ_TYPE_LEVEL_HIGH 5>; |
---|
367 | 218 | pinctrl-names = "default"; |
---|
368 | 219 | pinctrl-0 = <&pinctrl_isi_data_0_7>; |
---|
369 | | - clocks = <&isi_clk>; |
---|
| 220 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 52>; |
---|
370 | 221 | clock-names = "isi_clk"; |
---|
371 | 222 | status = "disabled"; |
---|
372 | 223 | port { |
---|
.. | .. |
---|
378 | 229 | ramc0: ramc@f0010000 { |
---|
379 | 230 | compatible = "atmel,sama5d3-ddramc"; |
---|
380 | 231 | reg = <0xf0010000 0x200>; |
---|
381 | | - clocks = <&ddrck>, <&mpddr_clk>; |
---|
| 232 | + clocks = <&pmc PMC_TYPE_SYSTEM 2>, <&pmc PMC_TYPE_PERIPHERAL 16>; |
---|
382 | 233 | clock-names = "ddrck", "mpddr"; |
---|
383 | 234 | }; |
---|
384 | 235 | |
---|
.. | .. |
---|
387 | 238 | reg = <0xf0014000 0x200>; |
---|
388 | 239 | interrupts = <8 IRQ_TYPE_LEVEL_HIGH 0>; |
---|
389 | 240 | #dma-cells = <1>; |
---|
390 | | - clocks = <&dma0_clk>; |
---|
| 241 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 8>; |
---|
391 | 242 | clock-names = "dma_clk"; |
---|
392 | 243 | }; |
---|
393 | 244 | |
---|
.. | .. |
---|
395 | 246 | compatible = "atmel,sama5d4-pmc", "syscon"; |
---|
396 | 247 | reg = <0xf0018000 0x120>; |
---|
397 | 248 | interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; |
---|
398 | | - interrupt-controller; |
---|
399 | | - #address-cells = <1>; |
---|
400 | | - #size-cells = <0>; |
---|
401 | | - #interrupt-cells = <1>; |
---|
402 | | - |
---|
403 | | - main_rc_osc: main_rc_osc { |
---|
404 | | - compatible = "atmel,at91sam9x5-clk-main-rc-osc"; |
---|
405 | | - #clock-cells = <0>; |
---|
406 | | - interrupt-parent = <&pmc>; |
---|
407 | | - interrupts = <AT91_PMC_MOSCRCS>; |
---|
408 | | - clock-frequency = <12000000>; |
---|
409 | | - clock-accuracy = <100000000>; |
---|
410 | | - }; |
---|
411 | | - |
---|
412 | | - main_osc: main_osc { |
---|
413 | | - compatible = "atmel,at91rm9200-clk-main-osc"; |
---|
414 | | - #clock-cells = <0>; |
---|
415 | | - interrupt-parent = <&pmc>; |
---|
416 | | - interrupts = <AT91_PMC_MOSCS>; |
---|
417 | | - clocks = <&main_xtal>; |
---|
418 | | - }; |
---|
419 | | - |
---|
420 | | - main: mainck { |
---|
421 | | - compatible = "atmel,at91sam9x5-clk-main"; |
---|
422 | | - #clock-cells = <0>; |
---|
423 | | - interrupt-parent = <&pmc>; |
---|
424 | | - interrupts = <AT91_PMC_MOSCSELS>; |
---|
425 | | - clocks = <&main_rc_osc &main_osc>; |
---|
426 | | - }; |
---|
427 | | - |
---|
428 | | - plla: pllack { |
---|
429 | | - compatible = "atmel,sama5d3-clk-pll"; |
---|
430 | | - #clock-cells = <0>; |
---|
431 | | - interrupt-parent = <&pmc>; |
---|
432 | | - interrupts = <AT91_PMC_LOCKA>; |
---|
433 | | - clocks = <&main>; |
---|
434 | | - reg = <0>; |
---|
435 | | - atmel,clk-input-range = <12000000 12000000>; |
---|
436 | | - #atmel,pll-clk-output-range-cells = <4>; |
---|
437 | | - atmel,pll-clk-output-ranges = <600000000 1200000000 0 0>; |
---|
438 | | - }; |
---|
439 | | - |
---|
440 | | - plladiv: plladivck { |
---|
441 | | - compatible = "atmel,at91sam9x5-clk-plldiv"; |
---|
442 | | - #clock-cells = <0>; |
---|
443 | | - clocks = <&plla>; |
---|
444 | | - }; |
---|
445 | | - |
---|
446 | | - utmi: utmick { |
---|
447 | | - compatible = "atmel,at91sam9x5-clk-utmi"; |
---|
448 | | - #clock-cells = <0>; |
---|
449 | | - interrupt-parent = <&pmc>; |
---|
450 | | - interrupts = <AT91_PMC_LOCKU>; |
---|
451 | | - clocks = <&main>; |
---|
452 | | - }; |
---|
453 | | - |
---|
454 | | - mck: masterck { |
---|
455 | | - compatible = "atmel,at91sam9x5-clk-master"; |
---|
456 | | - #clock-cells = <0>; |
---|
457 | | - interrupt-parent = <&pmc>; |
---|
458 | | - interrupts = <AT91_PMC_MCKRDY>; |
---|
459 | | - clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>; |
---|
460 | | - atmel,clk-output-range = <125000000 200000000>; |
---|
461 | | - atmel,clk-divisors = <1 2 4 3>; |
---|
462 | | - }; |
---|
463 | | - |
---|
464 | | - h32ck: h32mxck { |
---|
465 | | - #clock-cells = <0>; |
---|
466 | | - compatible = "atmel,sama5d4-clk-h32mx"; |
---|
467 | | - clocks = <&mck>; |
---|
468 | | - }; |
---|
469 | | - |
---|
470 | | - usb: usbck { |
---|
471 | | - compatible = "atmel,at91sam9x5-clk-usb"; |
---|
472 | | - #clock-cells = <0>; |
---|
473 | | - clocks = <&plladiv>, <&utmi>; |
---|
474 | | - }; |
---|
475 | | - |
---|
476 | | - prog: progck { |
---|
477 | | - compatible = "atmel,at91sam9x5-clk-programmable"; |
---|
478 | | - #address-cells = <1>; |
---|
479 | | - #size-cells = <0>; |
---|
480 | | - interrupt-parent = <&pmc>; |
---|
481 | | - clocks = <&clk32k>, <&main>, <&plladiv>, <&utmi>, <&mck>; |
---|
482 | | - |
---|
483 | | - prog0: prog0 { |
---|
484 | | - #clock-cells = <0>; |
---|
485 | | - reg = <0>; |
---|
486 | | - interrupts = <AT91_PMC_PCKRDY(0)>; |
---|
487 | | - }; |
---|
488 | | - |
---|
489 | | - prog1: prog1 { |
---|
490 | | - #clock-cells = <0>; |
---|
491 | | - reg = <1>; |
---|
492 | | - interrupts = <AT91_PMC_PCKRDY(1)>; |
---|
493 | | - }; |
---|
494 | | - |
---|
495 | | - prog2: prog2 { |
---|
496 | | - #clock-cells = <0>; |
---|
497 | | - reg = <2>; |
---|
498 | | - interrupts = <AT91_PMC_PCKRDY(2)>; |
---|
499 | | - }; |
---|
500 | | - }; |
---|
501 | | - |
---|
502 | | - smd: smdclk { |
---|
503 | | - compatible = "atmel,at91sam9x5-clk-smd"; |
---|
504 | | - #clock-cells = <0>; |
---|
505 | | - clocks = <&plladiv>, <&utmi>; |
---|
506 | | - }; |
---|
507 | | - |
---|
508 | | - systemck { |
---|
509 | | - compatible = "atmel,at91rm9200-clk-system"; |
---|
510 | | - #address-cells = <1>; |
---|
511 | | - #size-cells = <0>; |
---|
512 | | - |
---|
513 | | - ddrck: ddrck { |
---|
514 | | - #clock-cells = <0>; |
---|
515 | | - reg = <2>; |
---|
516 | | - clocks = <&mck>; |
---|
517 | | - }; |
---|
518 | | - |
---|
519 | | - lcdck: lcdck { |
---|
520 | | - #clock-cells = <0>; |
---|
521 | | - reg = <3>; |
---|
522 | | - clocks = <&mck>; |
---|
523 | | - }; |
---|
524 | | - |
---|
525 | | - smdck: smdck { |
---|
526 | | - #clock-cells = <0>; |
---|
527 | | - reg = <4>; |
---|
528 | | - clocks = <&smd>; |
---|
529 | | - }; |
---|
530 | | - |
---|
531 | | - uhpck: uhpck { |
---|
532 | | - #clock-cells = <0>; |
---|
533 | | - reg = <6>; |
---|
534 | | - clocks = <&usb>; |
---|
535 | | - }; |
---|
536 | | - |
---|
537 | | - udpck: udpck { |
---|
538 | | - #clock-cells = <0>; |
---|
539 | | - reg = <7>; |
---|
540 | | - clocks = <&usb>; |
---|
541 | | - }; |
---|
542 | | - |
---|
543 | | - pck0: pck0 { |
---|
544 | | - #clock-cells = <0>; |
---|
545 | | - reg = <8>; |
---|
546 | | - clocks = <&prog0>; |
---|
547 | | - }; |
---|
548 | | - |
---|
549 | | - pck1: pck1 { |
---|
550 | | - #clock-cells = <0>; |
---|
551 | | - reg = <9>; |
---|
552 | | - clocks = <&prog1>; |
---|
553 | | - }; |
---|
554 | | - |
---|
555 | | - pck2: pck2 { |
---|
556 | | - #clock-cells = <0>; |
---|
557 | | - reg = <10>; |
---|
558 | | - clocks = <&prog2>; |
---|
559 | | - }; |
---|
560 | | - }; |
---|
561 | | - |
---|
562 | | - periph32ck { |
---|
563 | | - compatible = "atmel,at91sam9x5-clk-peripheral"; |
---|
564 | | - #address-cells = <1>; |
---|
565 | | - #size-cells = <0>; |
---|
566 | | - clocks = <&h32ck>; |
---|
567 | | - |
---|
568 | | - pioD_clk: pioD_clk { |
---|
569 | | - #clock-cells = <0>; |
---|
570 | | - reg = <5>; |
---|
571 | | - }; |
---|
572 | | - |
---|
573 | | - usart0_clk: usart0_clk { |
---|
574 | | - #clock-cells = <0>; |
---|
575 | | - reg = <6>; |
---|
576 | | - }; |
---|
577 | | - |
---|
578 | | - usart1_clk: usart1_clk { |
---|
579 | | - #clock-cells = <0>; |
---|
580 | | - reg = <7>; |
---|
581 | | - }; |
---|
582 | | - |
---|
583 | | - icm_clk: icm_clk { |
---|
584 | | - #clock-cells = <0>; |
---|
585 | | - reg = <9>; |
---|
586 | | - }; |
---|
587 | | - |
---|
588 | | - aes_clk: aes_clk { |
---|
589 | | - #clock-cells = <0>; |
---|
590 | | - reg = <12>; |
---|
591 | | - }; |
---|
592 | | - |
---|
593 | | - tdes_clk: tdes_clk { |
---|
594 | | - #clock-cells = <0>; |
---|
595 | | - reg = <14>; |
---|
596 | | - }; |
---|
597 | | - |
---|
598 | | - sha_clk: sha_clk { |
---|
599 | | - #clock-cells = <0>; |
---|
600 | | - reg = <15>; |
---|
601 | | - }; |
---|
602 | | - |
---|
603 | | - matrix1_clk: matrix1_clk { |
---|
604 | | - #clock-cells = <0>; |
---|
605 | | - reg = <17>; |
---|
606 | | - }; |
---|
607 | | - |
---|
608 | | - hsmc_clk: hsmc_clk { |
---|
609 | | - #clock-cells = <0>; |
---|
610 | | - reg = <22>; |
---|
611 | | - }; |
---|
612 | | - |
---|
613 | | - pioA_clk: pioA_clk { |
---|
614 | | - #clock-cells = <0>; |
---|
615 | | - reg = <23>; |
---|
616 | | - }; |
---|
617 | | - |
---|
618 | | - pioB_clk: pioB_clk { |
---|
619 | | - #clock-cells = <0>; |
---|
620 | | - reg = <24>; |
---|
621 | | - }; |
---|
622 | | - |
---|
623 | | - pioC_clk: pioC_clk { |
---|
624 | | - #clock-cells = <0>; |
---|
625 | | - reg = <25>; |
---|
626 | | - }; |
---|
627 | | - |
---|
628 | | - pioE_clk: pioE_clk { |
---|
629 | | - #clock-cells = <0>; |
---|
630 | | - reg = <26>; |
---|
631 | | - }; |
---|
632 | | - |
---|
633 | | - uart0_clk: uart0_clk { |
---|
634 | | - #clock-cells = <0>; |
---|
635 | | - reg = <27>; |
---|
636 | | - }; |
---|
637 | | - |
---|
638 | | - uart1_clk: uart1_clk { |
---|
639 | | - #clock-cells = <0>; |
---|
640 | | - reg = <28>; |
---|
641 | | - }; |
---|
642 | | - |
---|
643 | | - usart2_clk: usart2_clk { |
---|
644 | | - #clock-cells = <0>; |
---|
645 | | - reg = <29>; |
---|
646 | | - }; |
---|
647 | | - |
---|
648 | | - usart3_clk: usart3_clk { |
---|
649 | | - #clock-cells = <0>; |
---|
650 | | - reg = <30>; |
---|
651 | | - }; |
---|
652 | | - |
---|
653 | | - usart4_clk: usart4_clk { |
---|
654 | | - #clock-cells = <0>; |
---|
655 | | - reg = <31>; |
---|
656 | | - }; |
---|
657 | | - |
---|
658 | | - twi0_clk: twi0_clk { |
---|
659 | | - reg = <32>; |
---|
660 | | - #clock-cells = <0>; |
---|
661 | | - }; |
---|
662 | | - |
---|
663 | | - twi1_clk: twi1_clk { |
---|
664 | | - #clock-cells = <0>; |
---|
665 | | - reg = <33>; |
---|
666 | | - }; |
---|
667 | | - |
---|
668 | | - twi2_clk: twi2_clk { |
---|
669 | | - #clock-cells = <0>; |
---|
670 | | - reg = <34>; |
---|
671 | | - }; |
---|
672 | | - |
---|
673 | | - mci0_clk: mci0_clk { |
---|
674 | | - #clock-cells = <0>; |
---|
675 | | - reg = <35>; |
---|
676 | | - }; |
---|
677 | | - |
---|
678 | | - mci1_clk: mci1_clk { |
---|
679 | | - #clock-cells = <0>; |
---|
680 | | - reg = <36>; |
---|
681 | | - }; |
---|
682 | | - |
---|
683 | | - spi0_clk: spi0_clk { |
---|
684 | | - #clock-cells = <0>; |
---|
685 | | - reg = <37>; |
---|
686 | | - }; |
---|
687 | | - |
---|
688 | | - spi1_clk: spi1_clk { |
---|
689 | | - #clock-cells = <0>; |
---|
690 | | - reg = <38>; |
---|
691 | | - }; |
---|
692 | | - |
---|
693 | | - spi2_clk: spi2_clk { |
---|
694 | | - #clock-cells = <0>; |
---|
695 | | - reg = <39>; |
---|
696 | | - }; |
---|
697 | | - |
---|
698 | | - tcb0_clk: tcb0_clk { |
---|
699 | | - #clock-cells = <0>; |
---|
700 | | - reg = <40>; |
---|
701 | | - }; |
---|
702 | | - |
---|
703 | | - tcb1_clk: tcb1_clk { |
---|
704 | | - #clock-cells = <0>; |
---|
705 | | - reg = <41>; |
---|
706 | | - }; |
---|
707 | | - |
---|
708 | | - tcb2_clk: tcb2_clk { |
---|
709 | | - #clock-cells = <0>; |
---|
710 | | - reg = <42>; |
---|
711 | | - }; |
---|
712 | | - |
---|
713 | | - pwm_clk: pwm_clk { |
---|
714 | | - #clock-cells = <0>; |
---|
715 | | - reg = <43>; |
---|
716 | | - }; |
---|
717 | | - |
---|
718 | | - adc_clk: adc_clk { |
---|
719 | | - #clock-cells = <0>; |
---|
720 | | - reg = <44>; |
---|
721 | | - }; |
---|
722 | | - |
---|
723 | | - dbgu_clk: dbgu_clk { |
---|
724 | | - #clock-cells = <0>; |
---|
725 | | - reg = <45>; |
---|
726 | | - }; |
---|
727 | | - |
---|
728 | | - uhphs_clk: uhphs_clk { |
---|
729 | | - #clock-cells = <0>; |
---|
730 | | - reg = <46>; |
---|
731 | | - }; |
---|
732 | | - |
---|
733 | | - udphs_clk: udphs_clk { |
---|
734 | | - #clock-cells = <0>; |
---|
735 | | - reg = <47>; |
---|
736 | | - }; |
---|
737 | | - |
---|
738 | | - ssc0_clk: ssc0_clk { |
---|
739 | | - #clock-cells = <0>; |
---|
740 | | - reg = <48>; |
---|
741 | | - }; |
---|
742 | | - |
---|
743 | | - ssc1_clk: ssc1_clk { |
---|
744 | | - #clock-cells = <0>; |
---|
745 | | - reg = <49>; |
---|
746 | | - }; |
---|
747 | | - |
---|
748 | | - trng_clk: trng_clk { |
---|
749 | | - #clock-cells = <0>; |
---|
750 | | - reg = <53>; |
---|
751 | | - }; |
---|
752 | | - |
---|
753 | | - macb0_clk: macb0_clk { |
---|
754 | | - #clock-cells = <0>; |
---|
755 | | - reg = <54>; |
---|
756 | | - }; |
---|
757 | | - |
---|
758 | | - macb1_clk: macb1_clk { |
---|
759 | | - #clock-cells = <0>; |
---|
760 | | - reg = <55>; |
---|
761 | | - }; |
---|
762 | | - |
---|
763 | | - fuse_clk: fuse_clk { |
---|
764 | | - #clock-cells = <0>; |
---|
765 | | - reg = <57>; |
---|
766 | | - }; |
---|
767 | | - |
---|
768 | | - securam_clk: securam_clk { |
---|
769 | | - #clock-cells = <0>; |
---|
770 | | - reg = <59>; |
---|
771 | | - }; |
---|
772 | | - |
---|
773 | | - smd_clk: smd_clk { |
---|
774 | | - #clock-cells = <0>; |
---|
775 | | - reg = <61>; |
---|
776 | | - }; |
---|
777 | | - |
---|
778 | | - twi3_clk: twi3_clk { |
---|
779 | | - #clock-cells = <0>; |
---|
780 | | - reg = <62>; |
---|
781 | | - }; |
---|
782 | | - |
---|
783 | | - catb_clk: catb_clk { |
---|
784 | | - #clock-cells = <0>; |
---|
785 | | - reg = <63>; |
---|
786 | | - }; |
---|
787 | | - }; |
---|
788 | | - |
---|
789 | | - periph64ck { |
---|
790 | | - compatible = "atmel,at91sam9x5-clk-peripheral"; |
---|
791 | | - #address-cells = <1>; |
---|
792 | | - #size-cells = <0>; |
---|
793 | | - clocks = <&mck>; |
---|
794 | | - |
---|
795 | | - dma0_clk: dma0_clk { |
---|
796 | | - #clock-cells = <0>; |
---|
797 | | - reg = <8>; |
---|
798 | | - }; |
---|
799 | | - |
---|
800 | | - cpkcc_clk: cpkcc_clk { |
---|
801 | | - #clock-cells = <0>; |
---|
802 | | - reg = <10>; |
---|
803 | | - }; |
---|
804 | | - |
---|
805 | | - aesb_clk: aesb_clk { |
---|
806 | | - #clock-cells = <0>; |
---|
807 | | - reg = <13>; |
---|
808 | | - }; |
---|
809 | | - |
---|
810 | | - mpddr_clk: mpddr_clk { |
---|
811 | | - #clock-cells = <0>; |
---|
812 | | - reg = <16>; |
---|
813 | | - }; |
---|
814 | | - |
---|
815 | | - matrix0_clk: matrix0_clk { |
---|
816 | | - #clock-cells = <0>; |
---|
817 | | - reg = <18>; |
---|
818 | | - }; |
---|
819 | | - |
---|
820 | | - vdec_clk: vdec_clk { |
---|
821 | | - #clock-cells = <0>; |
---|
822 | | - reg = <19>; |
---|
823 | | - }; |
---|
824 | | - |
---|
825 | | - dma1_clk: dma1_clk { |
---|
826 | | - #clock-cells = <0>; |
---|
827 | | - reg = <50>; |
---|
828 | | - }; |
---|
829 | | - |
---|
830 | | - lcdc_clk: lcdc_clk { |
---|
831 | | - #clock-cells = <0>; |
---|
832 | | - reg = <51>; |
---|
833 | | - }; |
---|
834 | | - |
---|
835 | | - isi_clk: isi_clk { |
---|
836 | | - #clock-cells = <0>; |
---|
837 | | - reg = <52>; |
---|
838 | | - }; |
---|
839 | | - }; |
---|
| 249 | + #clock-cells = <2>; |
---|
| 250 | + clocks = <&clk32k>, <&main_xtal>; |
---|
| 251 | + clock-names = "slow_clk", "main_xtal"; |
---|
840 | 252 | }; |
---|
841 | 253 | |
---|
842 | 254 | mmc0: mmc@f8000000 { |
---|
.. | .. |
---|
852 | 264 | status = "disabled"; |
---|
853 | 265 | #address-cells = <1>; |
---|
854 | 266 | #size-cells = <0>; |
---|
855 | | - clocks = <&mci0_clk>; |
---|
| 267 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 35>; |
---|
856 | 268 | clock-names = "mci_clk"; |
---|
857 | 269 | }; |
---|
858 | 270 | |
---|
.. | .. |
---|
869 | 281 | dma-names = "tx", "rx"; |
---|
870 | 282 | pinctrl-names = "default"; |
---|
871 | 283 | pinctrl-0 = <&pinctrl_uart0>; |
---|
872 | | - clocks = <&uart0_clk>; |
---|
| 284 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 27>; |
---|
873 | 285 | clock-names = "usart"; |
---|
874 | 286 | status = "disabled"; |
---|
875 | 287 | }; |
---|
.. | .. |
---|
887 | 299 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
---|
888 | 300 | | AT91_XDMAC_DT_PERID(27))>; |
---|
889 | 301 | dma-names = "tx", "rx"; |
---|
890 | | - clocks = <&ssc0_clk>; |
---|
| 302 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 48>; |
---|
891 | 303 | clock-names = "pclk"; |
---|
892 | 304 | status = "disabled"; |
---|
893 | 305 | }; |
---|
.. | .. |
---|
897 | 309 | reg = <0xf800c000 0x300>; |
---|
898 | 310 | interrupts = <43 IRQ_TYPE_LEVEL_HIGH 4>; |
---|
899 | 311 | #pwm-cells = <3>; |
---|
900 | | - clocks = <&pwm_clk>; |
---|
| 312 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 43>; |
---|
901 | 313 | status = "disabled"; |
---|
902 | 314 | }; |
---|
903 | 315 | |
---|
.. | .. |
---|
916 | 328 | dma-names = "tx", "rx"; |
---|
917 | 329 | pinctrl-names = "default"; |
---|
918 | 330 | pinctrl-0 = <&pinctrl_spi0>; |
---|
919 | | - clocks = <&spi0_clk>; |
---|
| 331 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 37>; |
---|
920 | 332 | clock-names = "spi_clk"; |
---|
921 | 333 | status = "disabled"; |
---|
922 | 334 | }; |
---|
.. | .. |
---|
932 | 344 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
---|
933 | 345 | | AT91_XDMAC_DT_PERID(3))>; |
---|
934 | 346 | dma-names = "tx", "rx"; |
---|
935 | | - pinctrl-names = "default"; |
---|
| 347 | + pinctrl-names = "default", "gpio"; |
---|
936 | 348 | pinctrl-0 = <&pinctrl_i2c0>; |
---|
| 349 | + pinctrl-1 = <&pinctrl_i2c0_gpio>; |
---|
| 350 | + sda-gpios = <&pioA 30 GPIO_ACTIVE_HIGH>; |
---|
| 351 | + scl-gpios = <&pioA 31 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; |
---|
937 | 352 | #address-cells = <1>; |
---|
938 | 353 | #size-cells = <0>; |
---|
939 | | - clocks = <&twi0_clk>; |
---|
| 354 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 32>; |
---|
940 | 355 | status = "disabled"; |
---|
941 | 356 | }; |
---|
942 | 357 | |
---|
.. | .. |
---|
951 | 366 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
---|
952 | 367 | | AT91_XDMAC_DT_PERID(5))>; |
---|
953 | 368 | dma-names = "tx", "rx"; |
---|
954 | | - pinctrl-names = "default"; |
---|
| 369 | + pinctrl-names = "default", "gpio"; |
---|
955 | 370 | pinctrl-0 = <&pinctrl_i2c1>; |
---|
| 371 | + pinctrl-1 = <&pinctrl_i2c1_gpio>; |
---|
| 372 | + sda-gpios = <&pioE 29 GPIO_ACTIVE_HIGH>; |
---|
| 373 | + scl-gpios = <&pioE 30 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; |
---|
956 | 374 | #address-cells = <1>; |
---|
957 | 375 | #size-cells = <0>; |
---|
958 | | - clocks = <&twi1_clk>; |
---|
| 376 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; |
---|
959 | 377 | status = "disabled"; |
---|
960 | 378 | }; |
---|
961 | 379 | |
---|
.. | .. |
---|
965 | 383 | #size-cells = <0>; |
---|
966 | 384 | reg = <0xf801c000 0x100>; |
---|
967 | 385 | interrupts = <40 IRQ_TYPE_LEVEL_HIGH 0>; |
---|
968 | | - clocks = <&tcb0_clk>, <&clk32k>; |
---|
| 386 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 40>, <&clk32k>; |
---|
969 | 387 | clock-names = "t0_clk", "slow_clk"; |
---|
970 | 388 | }; |
---|
971 | 389 | |
---|
.. | .. |
---|
977 | 395 | pinctrl-0 = <&pinctrl_macb0_rmii>; |
---|
978 | 396 | #address-cells = <1>; |
---|
979 | 397 | #size-cells = <0>; |
---|
980 | | - clocks = <&macb0_clk>, <&macb0_clk>; |
---|
| 398 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 54>, <&pmc PMC_TYPE_PERIPHERAL 54>; |
---|
981 | 399 | clock-names = "hclk", "pclk"; |
---|
982 | 400 | status = "disabled"; |
---|
983 | 401 | }; |
---|
.. | .. |
---|
993 | 411 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
---|
994 | 412 | | AT91_XDMAC_DT_PERID(7))>; |
---|
995 | 413 | dma-names = "tx", "rx"; |
---|
996 | | - pinctrl-names = "default"; |
---|
| 414 | + pinctrl-names = "default", "gpio"; |
---|
997 | 415 | pinctrl-0 = <&pinctrl_i2c2>; |
---|
| 416 | + pinctrl-1 = <&pinctrl_i2c2_gpio>; |
---|
| 417 | + sda-gpios = <&pioB 29 GPIO_ACTIVE_HIGH>; |
---|
| 418 | + scl-gpios = <&pioB 30 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>; |
---|
998 | 419 | #address-cells = <1>; |
---|
999 | 420 | #size-cells = <0>; |
---|
1000 | | - clocks = <&twi2_clk>; |
---|
| 421 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 34>; |
---|
1001 | 422 | status = "disabled"; |
---|
1002 | 423 | }; |
---|
1003 | 424 | |
---|
.. | .. |
---|
1019 | 440 | dma-names = "tx", "rx"; |
---|
1020 | 441 | pinctrl-names = "default"; |
---|
1021 | 442 | pinctrl-0 = <&pinctrl_usart0 &pinctrl_usart0_rts &pinctrl_usart0_cts>; |
---|
1022 | | - clocks = <&usart0_clk>; |
---|
| 443 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; |
---|
1023 | 444 | clock-names = "usart"; |
---|
1024 | 445 | status = "disabled"; |
---|
1025 | 446 | }; |
---|
.. | .. |
---|
1037 | 458 | dma-names = "tx", "rx"; |
---|
1038 | 459 | pinctrl-names = "default"; |
---|
1039 | 460 | pinctrl-0 = <&pinctrl_usart1 &pinctrl_usart1_rts &pinctrl_usart1_cts>; |
---|
1040 | | - clocks = <&usart1_clk>; |
---|
| 461 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; |
---|
1041 | 462 | clock-names = "usart"; |
---|
1042 | 463 | status = "disabled"; |
---|
1043 | 464 | }; |
---|
.. | .. |
---|
1055 | 476 | status = "disabled"; |
---|
1056 | 477 | #address-cells = <1>; |
---|
1057 | 478 | #size-cells = <0>; |
---|
1058 | | - clocks = <&mci1_clk>; |
---|
| 479 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 36>; |
---|
1059 | 480 | clock-names = "mci_clk"; |
---|
1060 | 481 | }; |
---|
1061 | 482 | |
---|
.. | .. |
---|
1072 | 493 | dma-names = "tx", "rx"; |
---|
1073 | 494 | pinctrl-names = "default"; |
---|
1074 | 495 | pinctrl-0 = <&pinctrl_uart1>; |
---|
1075 | | - clocks = <&uart1_clk>; |
---|
| 496 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 28>; |
---|
1076 | 497 | clock-names = "usart"; |
---|
1077 | 498 | status = "disabled"; |
---|
1078 | 499 | }; |
---|
.. | .. |
---|
1090 | 511 | dma-names = "tx", "rx"; |
---|
1091 | 512 | pinctrl-names = "default"; |
---|
1092 | 513 | pinctrl-0 = <&pinctrl_usart2 &pinctrl_usart2_rts &pinctrl_usart2_cts>; |
---|
1093 | | - clocks = <&usart2_clk>; |
---|
| 514 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 29>; |
---|
1094 | 515 | clock-names = "usart"; |
---|
1095 | 516 | status = "disabled"; |
---|
1096 | 517 | }; |
---|
.. | .. |
---|
1108 | 529 | dma-names = "tx", "rx"; |
---|
1109 | 530 | pinctrl-names = "default"; |
---|
1110 | 531 | pinctrl-0 = <&pinctrl_usart3>; |
---|
1111 | | - clocks = <&usart3_clk>; |
---|
| 532 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 30>; |
---|
1112 | 533 | clock-names = "usart"; |
---|
1113 | 534 | status = "disabled"; |
---|
1114 | 535 | }; |
---|
.. | .. |
---|
1126 | 547 | dma-names = "tx", "rx"; |
---|
1127 | 548 | pinctrl-names = "default"; |
---|
1128 | 549 | pinctrl-0 = <&pinctrl_usart4>; |
---|
1129 | | - clocks = <&usart4_clk>; |
---|
| 550 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 31>; |
---|
1130 | 551 | clock-names = "usart"; |
---|
1131 | 552 | status = "disabled"; |
---|
1132 | 553 | }; |
---|
.. | .. |
---|
1144 | 565 | (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
---|
1145 | 566 | | AT91_XDMAC_DT_PERID(29))>; |
---|
1146 | 567 | dma-names = "tx", "rx"; |
---|
1147 | | - clocks = <&ssc1_clk>; |
---|
| 568 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 49>; |
---|
1148 | 569 | clock-names = "pclk"; |
---|
1149 | 570 | status = "disabled"; |
---|
1150 | 571 | }; |
---|
.. | .. |
---|
1164 | 585 | dma-names = "tx", "rx"; |
---|
1165 | 586 | pinctrl-names = "default"; |
---|
1166 | 587 | pinctrl-0 = <&pinctrl_spi1>; |
---|
1167 | | - clocks = <&spi1_clk>; |
---|
| 588 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 38>; |
---|
1168 | 589 | clock-names = "spi_clk"; |
---|
1169 | 590 | status = "disabled"; |
---|
1170 | 591 | }; |
---|
.. | .. |
---|
1184 | 605 | dma-names = "tx", "rx"; |
---|
1185 | 606 | pinctrl-names = "default"; |
---|
1186 | 607 | pinctrl-0 = <&pinctrl_spi2>; |
---|
1187 | | - clocks = <&spi2_clk>; |
---|
| 608 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 39>; |
---|
1188 | 609 | clock-names = "spi_clk"; |
---|
1189 | 610 | status = "disabled"; |
---|
1190 | 611 | }; |
---|
.. | .. |
---|
1195 | 616 | #size-cells = <0>; |
---|
1196 | 617 | reg = <0xfc020000 0x100>; |
---|
1197 | 618 | interrupts = <41 IRQ_TYPE_LEVEL_HIGH 0>; |
---|
1198 | | - clocks = <&tcb1_clk>, <&clk32k>; |
---|
| 619 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 41>, <&clk32k>; |
---|
1199 | 620 | clock-names = "t0_clk", "slow_clk"; |
---|
1200 | 621 | }; |
---|
1201 | 622 | |
---|
.. | .. |
---|
1205 | 626 | #size-cells = <0>; |
---|
1206 | 627 | reg = <0xfc024000 0x100>; |
---|
1207 | 628 | interrupts = <42 IRQ_TYPE_LEVEL_HIGH 0>; |
---|
1208 | | - clocks = <&tcb2_clk>, <&clk32k>; |
---|
| 629 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 42>, <&clk32k>; |
---|
1209 | 630 | clock-names = "t0_clk", "slow_clk"; |
---|
1210 | 631 | }; |
---|
1211 | 632 | |
---|
.. | .. |
---|
1217 | 638 | pinctrl-0 = <&pinctrl_macb1_rmii>; |
---|
1218 | 639 | #address-cells = <1>; |
---|
1219 | 640 | #size-cells = <0>; |
---|
1220 | | - clocks = <&macb1_clk>, <&macb1_clk>; |
---|
| 641 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 55>, <&pmc PMC_TYPE_PERIPHERAL 55>; |
---|
1221 | 642 | clock-names = "hclk", "pclk"; |
---|
1222 | 643 | status = "disabled"; |
---|
1223 | 644 | }; |
---|
.. | .. |
---|
1226 | 647 | compatible = "atmel,at91sam9g45-trng"; |
---|
1227 | 648 | reg = <0xfc030000 0x100>; |
---|
1228 | 649 | interrupts = <53 IRQ_TYPE_LEVEL_HIGH 0>; |
---|
1229 | | - clocks = <&trng_clk>; |
---|
| 650 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 53>; |
---|
1230 | 651 | }; |
---|
1231 | 652 | |
---|
1232 | 653 | adc0: adc@fc034000 { |
---|
1233 | 654 | compatible = "atmel,at91sam9x5-adc"; |
---|
1234 | 655 | reg = <0xfc034000 0x100>; |
---|
1235 | 656 | interrupts = <44 IRQ_TYPE_LEVEL_HIGH 5>; |
---|
1236 | | - clocks = <&adc_clk>, |
---|
| 657 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 44>, |
---|
1237 | 658 | <&adc_op_clk>; |
---|
1238 | 659 | clock-names = "adc_clk", "adc_op_clk"; |
---|
1239 | 660 | atmel,adc-channels-used = <0x01f>; |
---|
.. | .. |
---|
1276 | 697 | <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
---|
1277 | 698 | | AT91_XDMAC_DT_PERID(40))>; |
---|
1278 | 699 | dma-names = "tx", "rx"; |
---|
1279 | | - clocks = <&aes_clk>; |
---|
| 700 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 12>; |
---|
1280 | 701 | clock-names = "aes_clk"; |
---|
1281 | 702 | status = "okay"; |
---|
1282 | 703 | }; |
---|
.. | .. |
---|
1290 | 711 | <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
---|
1291 | 712 | | AT91_XDMAC_DT_PERID(43))>; |
---|
1292 | 713 | dma-names = "tx", "rx"; |
---|
1293 | | - clocks = <&tdes_clk>; |
---|
| 714 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 14>; |
---|
1294 | 715 | clock-names = "tdes_clk"; |
---|
1295 | 716 | status = "okay"; |
---|
1296 | 717 | }; |
---|
.. | .. |
---|
1302 | 723 | dmas = <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) |
---|
1303 | 724 | | AT91_XDMAC_DT_PERID(44))>; |
---|
1304 | 725 | dma-names = "tx"; |
---|
1305 | | - clocks = <&sha_clk>; |
---|
| 726 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 15>; |
---|
1306 | 727 | clock-names = "sha_clk"; |
---|
1307 | 728 | status = "okay"; |
---|
1308 | 729 | }; |
---|
.. | .. |
---|
1311 | 732 | compatible = "atmel,sama5d3-smc", "syscon", "simple-mfd"; |
---|
1312 | 733 | reg = <0xfc05c000 0x1000>; |
---|
1313 | 734 | interrupts = <22 IRQ_TYPE_LEVEL_HIGH 6>; |
---|
1314 | | - clocks = <&hsmc_clk>; |
---|
| 735 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 22>; |
---|
1315 | 736 | #address-cells = <1>; |
---|
1316 | 737 | #size-cells = <1>; |
---|
1317 | 738 | ranges; |
---|
.. | .. |
---|
1323 | 744 | }; |
---|
1324 | 745 | }; |
---|
1325 | 746 | |
---|
1326 | | - rstc@fc068600 { |
---|
| 747 | + reset_controller: rstc@fc068600 { |
---|
1327 | 748 | compatible = "atmel,sama5d3-rstc", "atmel,at91sam9g45-rstc"; |
---|
1328 | 749 | reg = <0xfc068600 0x10>; |
---|
1329 | 750 | clocks = <&clk32k>; |
---|
1330 | 751 | }; |
---|
1331 | 752 | |
---|
1332 | | - shdwc@fc068610 { |
---|
| 753 | + shutdown_controller: shdwc@fc068610 { |
---|
1333 | 754 | compatible = "atmel,at91sam9x5-shdwc"; |
---|
1334 | 755 | reg = <0xfc068610 0x10>; |
---|
1335 | 756 | clocks = <&clk32k>; |
---|
.. | .. |
---|
1339 | 760 | compatible = "atmel,at91sam9260-pit"; |
---|
1340 | 761 | reg = <0xfc068630 0x10>; |
---|
1341 | 762 | interrupts = <3 IRQ_TYPE_LEVEL_HIGH 5>; |
---|
1342 | | - clocks = <&h32ck>; |
---|
| 763 | + clocks = <&pmc PMC_TYPE_CORE PMC_MCK2>; |
---|
1343 | 764 | }; |
---|
1344 | 765 | |
---|
1345 | | - watchdog@fc068640 { |
---|
| 766 | + watchdog: watchdog@fc068640 { |
---|
1346 | 767 | compatible = "atmel,sama5d4-wdt"; |
---|
1347 | 768 | reg = <0xfc068640 0x10>; |
---|
1348 | 769 | interrupts = <4 IRQ_TYPE_LEVEL_HIGH 7>; |
---|
.. | .. |
---|
1358 | 779 | }; |
---|
1359 | 780 | |
---|
1360 | 781 | rtc@fc0686b0 { |
---|
1361 | | - compatible = "atmel,at91rm9200-rtc"; |
---|
| 782 | + compatible = "atmel,sama5d4-rtc"; |
---|
1362 | 783 | reg = <0xfc0686b0 0x30>; |
---|
1363 | 784 | interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>; |
---|
1364 | 785 | clocks = <&clk32k>; |
---|
.. | .. |
---|
1370 | 791 | interrupts = <45 IRQ_TYPE_LEVEL_HIGH 7>; |
---|
1371 | 792 | pinctrl-names = "default"; |
---|
1372 | 793 | pinctrl-0 = <&pinctrl_dbgu>; |
---|
1373 | | - clocks = <&dbgu_clk>; |
---|
| 794 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 45>; |
---|
1374 | 795 | clock-names = "usart"; |
---|
1375 | 796 | status = "disabled"; |
---|
1376 | 797 | }; |
---|
1377 | 798 | |
---|
1378 | 799 | |
---|
1379 | | - pinctrl@fc06a000 { |
---|
| 800 | + pinctrl: pinctrl@fc06a000 { |
---|
1380 | 801 | #address-cells = <1>; |
---|
1381 | 802 | #size-cells = <1>; |
---|
1382 | 803 | compatible = "atmel,sama5d3-pinctrl", "atmel,at91sam9x5-pinctrl", "simple-bus"; |
---|
.. | .. |
---|
1400 | 821 | gpio-controller; |
---|
1401 | 822 | interrupt-controller; |
---|
1402 | 823 | #interrupt-cells = <2>; |
---|
1403 | | - clocks = <&pioA_clk>; |
---|
| 824 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 23>; |
---|
1404 | 825 | }; |
---|
1405 | 826 | |
---|
1406 | 827 | pioB: gpio@fc06b000 { |
---|
.. | .. |
---|
1411 | 832 | gpio-controller; |
---|
1412 | 833 | interrupt-controller; |
---|
1413 | 834 | #interrupt-cells = <2>; |
---|
1414 | | - clocks = <&pioB_clk>; |
---|
| 835 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 24>; |
---|
1415 | 836 | }; |
---|
1416 | 837 | |
---|
1417 | 838 | pioC: gpio@fc06c000 { |
---|
.. | .. |
---|
1422 | 843 | gpio-controller; |
---|
1423 | 844 | interrupt-controller; |
---|
1424 | 845 | #interrupt-cells = <2>; |
---|
1425 | | - clocks = <&pioC_clk>; |
---|
| 846 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 25>; |
---|
1426 | 847 | }; |
---|
1427 | 848 | |
---|
1428 | 849 | pioD: gpio@fc068000 { |
---|
.. | .. |
---|
1433 | 854 | gpio-controller; |
---|
1434 | 855 | interrupt-controller; |
---|
1435 | 856 | #interrupt-cells = <2>; |
---|
1436 | | - clocks = <&pioD_clk>; |
---|
| 857 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 5>; |
---|
1437 | 858 | }; |
---|
1438 | 859 | |
---|
1439 | 860 | pioE: gpio@fc06d000 { |
---|
.. | .. |
---|
1444 | 865 | gpio-controller; |
---|
1445 | 866 | interrupt-controller; |
---|
1446 | 867 | #interrupt-cells = <2>; |
---|
1447 | | - clocks = <&pioE_clk>; |
---|
| 868 | + clocks = <&pmc PMC_TYPE_PERIPHERAL 26>; |
---|
1448 | 869 | }; |
---|
1449 | 870 | |
---|
1450 | 871 | /* pinctrl pin settings */ |
---|
.. | .. |
---|
1596 | 1017 | <AT91_PIOA 30 AT91_PERIPH_A AT91_PINCTRL_NONE |
---|
1597 | 1018 | AT91_PIOA 31 AT91_PERIPH_A AT91_PINCTRL_NONE>; |
---|
1598 | 1019 | }; |
---|
| 1020 | + |
---|
| 1021 | + pinctrl_i2c0_gpio: i2c0-gpio { |
---|
| 1022 | + atmel,pins = |
---|
| 1023 | + <AT91_PIOA 30 AT91_PERIPH_GPIO AT91_PINCTRL_NONE |
---|
| 1024 | + AT91_PIOA 31 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>; |
---|
| 1025 | + }; |
---|
1599 | 1026 | }; |
---|
1600 | 1027 | |
---|
1601 | 1028 | i2c1 { |
---|
.. | .. |
---|
1604 | 1031 | <AT91_PIOE 29 AT91_PERIPH_C AT91_PINCTRL_NONE /* TWD1, conflicts with UART0 RX and DIBP */ |
---|
1605 | 1032 | AT91_PIOE 30 AT91_PERIPH_C AT91_PINCTRL_NONE>; /* TWCK1, conflicts with UART0 TX and DIBN */ |
---|
1606 | 1033 | }; |
---|
| 1034 | + |
---|
| 1035 | + pinctrl_i2c1_gpio: i2c1-gpio { |
---|
| 1036 | + atmel,pins = |
---|
| 1037 | + <AT91_PIOE 29 AT91_PERIPH_GPIO AT91_PINCTRL_NONE |
---|
| 1038 | + AT91_PIOE 30 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>; |
---|
| 1039 | + }; |
---|
1607 | 1040 | }; |
---|
1608 | 1041 | |
---|
1609 | 1042 | i2c2 { |
---|
.. | .. |
---|
1612 | 1045 | <AT91_PIOB 29 AT91_PERIPH_A AT91_PINCTRL_NONE /* TWD2, conflicts with RD0 and PWML1 */ |
---|
1613 | 1046 | AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* TWCK2, conflicts with RF0 */ |
---|
1614 | 1047 | }; |
---|
| 1048 | + |
---|
| 1049 | + pinctrl_i2c2_gpio: i2c2-gpio { |
---|
| 1050 | + atmel,pins = |
---|
| 1051 | + <AT91_PIOB 29 AT91_PERIPH_GPIO AT91_PINCTRL_NONE |
---|
| 1052 | + AT91_PIOB 30 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>; |
---|
| 1053 | + }; |
---|
1615 | 1054 | }; |
---|
1616 | 1055 | |
---|
1617 | 1056 | isi { |
---|