add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/arch/arm/boot/dts/imx6qdl-gw560x.dtsi
..
..
@@ -47,6 +47,7 @@
47
47
 
48
48
 #include <dt-bindings/gpio/gpio.h>
49
49
 #include <dt-bindings/input/input.h>
50
+#include <dt-bindings/interrupt-controller/irq.h>
50
51
 
51
52
 / {
52
53
 	/* these are used by bootloader for disabling nodes */
..
..
@@ -88,6 +89,53 @@
88
89
 		default-on;
89
90
 	};
90
91
 
92
+	gpio-keys {
93
+		compatible = "gpio-keys";
94
+		#address-cells = <1>;
95
+		#size-cells = <0>;
96
+
97
+		user-pb {
98
+			label = "user_pb";
99
+			gpios = <&gsc_gpio 0 GPIO_ACTIVE_LOW>;
100
+			linux,code = <BTN_0>;
101
+		};
102
+
103
+		user-pb1x {
104
+			label = "user_pb1x";
105
+			linux,code = <BTN_1>;
106
+			interrupt-parent = <&gsc>;
107
+			interrupts = <0>;
108
+		};
109
+
110
+		key-erased {
111
+			label = "key-erased";
112
+			linux,code = <BTN_2>;
113
+			interrupt-parent = <&gsc>;
114
+			interrupts = <1>;
115
+		};
116
+
117
+		eeprom-wp {
118
+			label = "eeprom_wp";
119
+			linux,code = <BTN_3>;
120
+			interrupt-parent = <&gsc>;
121
+			interrupts = <2>;
122
+		};
123
+
124
+		tamper {
125
+			label = "tamper";
126
+			linux,code = <BTN_4>;
127
+			interrupt-parent = <&gsc>;
128
+			interrupts = <5>;
129
+		};
130
+
131
+		switch-hold {
132
+			label = "switch_hold";
133
+			linux,code = <BTN_5>;
134
+			interrupt-parent = <&gsc>;
135
+			interrupts = <7>;
136
+		};
137
+	};
138
+
91
139
 	leds {
92
140
 		compatible = "gpio-leds";
93
141
 		pinctrl-names = "default";
..
..
@@ -114,6 +162,7 @@
114
162
 	};
115
163
 
116
164
 	memory@10000000 {
165
+		device_type = "memory";
117
166
 		reg = <0x10000000 0x40000000>;
118
167
 	};
119
168
 
..
..
@@ -204,7 +253,7 @@
204
253
 };
205
254
 
206
255
 &ecspi3 {
207
-	cs-gpios = <&gpio4 24 GPIO_ACTIVE_HIGH>;
256
+	cs-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
208
257
 	pinctrl-names = "default";
209
258
 	pinctrl-0 = <&pinctrl_ecspi3>;
210
259
 	status = "okay";
..
..
@@ -242,6 +291,115 @@
242
291
 	pinctrl-0 = <&pinctrl_i2c1>;
243
292
 	status = "okay";
244
293
 
294
+	gsc: gsc@20 {
295
+		compatible = "gw,gsc";
296
+		reg = <0x20>;
297
+		interrupt-parent = <&gpio1>;
298
+		interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
299
+		interrupt-controller;
300
+		#interrupt-cells = <1>;
301
+		#size-cells = <0>;
302
+
303
+		adc {
304
+			compatible = "gw,gsc-adc";
305
+			#address-cells = <1>;
306
+			#size-cells = <0>;
307
+
308
+			channel@0 {
309
+				gw,mode = <0>;
310
+				reg = <0x00>;
311
+				label = "temp";
312
+			};
313
+
314
+			channel@2 {
315
+				gw,mode = <1>;
316
+				reg = <0x02>;
317
+				label = "vdd_vin";
318
+			};
319
+
320
+			channel@5 {
321
+				gw,mode = <1>;
322
+				reg = <0x05>;
323
+				label = "vdd_3p3";
324
+			};
325
+
326
+			channel@8 {
327
+				gw,mode = <1>;
328
+				reg = <0x08>;
329
+				label = "vdd_bat";
330
+			};
331
+
332
+			channel@b {
333
+				gw,mode = <1>;
334
+				reg = <0x0b>;
335
+				label = "vdd_5p0";
336
+			};
337
+
338
+			channel@e {
339
+				gw,mode = <1>;
340
+				reg = <0xe>;
341
+				label = "vdd_arm";
342
+			};
343
+
344
+			channel@11 {
345
+				gw,mode = <1>;
346
+				reg = <0x11>;
347
+				label = "vdd_soc";
348
+			};
349
+
350
+			channel@14 {
351
+				gw,mode = <1>;
352
+				reg = <0x14>;
353
+				label = "vdd_3p0";
354
+			};
355
+
356
+			channel@17 {
357
+				gw,mode = <1>;
358
+				reg = <0x17>;
359
+				label = "vdd_1p5";
360
+			};
361
+
362
+			channel@1d {
363
+				gw,mode = <1>;
364
+				reg = <0x1d>;
365
+				label = "vdd_1p8";
366
+			};
367
+
368
+			channel@20 {
369
+				gw,mode = <1>;
370
+				reg = <0x20>;
371
+				label = "vdd_an1";
372
+			};
373
+
374
+			channel@23 {
375
+				gw,mode = <1>;
376
+				reg = <0x23>;
377
+				label = "vdd_2p5";
378
+			};
379
+
380
+			channel@26 {
381
+				gw,mode = <1>;
382
+				reg = <0x26>;
383
+				label = "vdd_gps";
384
+			};
385
+
386
+			channel@29 {
387
+				gw,mode = <1>;
388
+				reg = <0x29>;
389
+				label = "vdd_an2";
390
+			};
391
+		};
392
+	};
393
+
394
+	gsc_gpio: gpio@23 {
395
+		compatible = "nxp,pca9555";
396
+		reg = <0x23>;
397
+		gpio-controller;
398
+		#gpio-cells = <2>;
399
+		interrupt-parent = <&gsc>;
400
+		interrupts = <4>;
401
+	};
402
+
245
403
 	eeprom1: eeprom@50 {
246
404
 		compatible = "atmel,24c02";
247
405
 		reg = <0x50>;
..
..
@@ -266,13 +424,6 @@
266
424
 		pagesize = <16>;
267
425
 	};
268
426
 
269
-	pca9555: gpio@23 {
270
-		compatible = "nxp,pca9555";
271
-		reg = <0x23>;
272
-		gpio-controller;
273
-		#gpio-cells = <2>;
274
-	};
275
-
276
427
 	ds1672: rtc@68 {
277
428
 		compatible = "dallas,ds1672";
278
429
 		reg = <0x68>;
..
..
@@ -292,6 +443,15 @@
292
443
 		clocks = <&clks IMX6QDL_CLK_CKO>;
293
444
 		VDDA-supply = <&reg_1p8v>;
294
445
 		VDDIO-supply = <&reg_3p3v>;
446
+	};
447
+
448
+	magn@1c {
449
+		compatible = "st,lsm9ds1-magn";
450
+		reg = <0x1c>;
451
+		pinctrl-names = "default";
452
+		pinctrl-0 = <&pinctrl_mag>;
453
+		interrupt-parent = <&gpio5>;
454
+		interrupts = <9 IRQ_TYPE_EDGE_RISING>;
295
455
 	};
296
456
 
297
457
 	tca8418: keypad@34 {
..
..
@@ -388,6 +548,16 @@
388
548
 			};
389
549
 		};
390
550
 	};
551
+
552
+	imu@6a {
553
+		compatible = "st,lsm9ds1-imu";
554
+		reg = <0x6a>;
555
+		st,drdy-int-pin = <1>;
556
+		pinctrl-names = "default";
557
+		pinctrl-0 = <&pinctrl_imu>;
558
+		interrupt-parent = <&gpio5>;
559
+		interrupts = <6 IRQ_TYPE_LEVEL_HIGH>;
560
+	};
391
561
 };
392
562
 
393
563
 &i2c3 {
..
..
@@ -451,6 +621,7 @@
451
621
 };
452
622
 
453
623
 &pwm4 {
624
+	#pwm-cells = <2>;
454
625
 	pinctrl-names = "default";
455
626
 	pinctrl-0 = <&pinctrl_pwm4>;
456
627
 	status = "okay";
..
..
@@ -588,6 +759,7 @@
588
759
 		fsl,pins = <
589
760
 			MX6QDL_PAD_EIM_D21__I2C1_SCL		0x4001b8b1
590
761
 			MX6QDL_PAD_EIM_D28__I2C1_SDA		0x4001b8b1
762
+			MX6QDL_PAD_GPIO_4__GPIO1_IO04		0xb0b1
591
763
 		>;
592
764
 	};
593
765
 
..
..
@@ -608,6 +780,12 @@
608
780
 		>;
609
781
 	};
610
782
 
783
+	pinctrl_imu: imugrp {
784
+		fsl,pins = <
785
+			MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	0x1b0b0
786
+		>;
787
+	};
788
+
611
789
 	pinctrl_keypad: keypadgrp {
612
790
 		fsl,pins = <
613
791
 			MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11	0x0001b0b0 /* KEYPAD_IRQ# */
..
..
@@ -615,6 +793,12 @@
615
793
 		>;
616
794
 	};
617
795
 
796
+	pinctrl_mag: maggrp {
797
+		fsl,pins = <
798
+			MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	0x1b0b0
799
+		>;
800
+	};
801
+
618
802
 	pinctrl_pcie: pciegrp {
619
803
 		fsl,pins = <
620
804
 			MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31	0x1b0b0    /* PCI_RST# */