add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/arch/arm/boot/dts/imx6q.dtsi
..
..
@@ -49,6 +49,8 @@
49
49
 			arm-supply = <&reg_arm>;
50
50
 			pu-supply = <&reg_pu>;
51
51
 			soc-supply = <&reg_soc>;
52
+			nvmem-cells = <&cpu_speed_grade>;
53
+			nvmem-cell-names = "speed_grade";
52
54
 		};
53
55
 
54
56
 		cpu1: cpu@1 {
..
..
@@ -73,6 +75,7 @@
73
75
 				396000	1175000
74
76
 			>;
75
77
 			clock-latency = <61036>; /* two CLK32 periods */
78
+			#cooling-cells = <2>;
76
79
 			clocks = <&clks IMX6QDL_CLK_ARM>,
77
80
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
78
81
 				 <&clks IMX6QDL_CLK_STEP>,
..
..
@@ -107,6 +110,7 @@
107
110
 				396000	1175000
108
111
 			>;
109
112
 			clock-latency = <61036>; /* two CLK32 periods */
113
+			#cooling-cells = <2>;
110
114
 			clocks = <&clks IMX6QDL_CLK_ARM>,
111
115
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
112
116
 				 <&clks IMX6QDL_CLK_STEP>,
..
..
@@ -141,6 +145,7 @@
141
145
 				396000	1175000
142
146
 			>;
143
147
 			clock-latency = <61036>; /* two CLK32 periods */
148
+			#cooling-cells = <2>;
144
149
 			clocks = <&clks IMX6QDL_CLK_ARM>,
145
150
 				 <&clks IMX6QDL_CLK_PLL2_PFD2_396M>,
146
151
 				 <&clks IMX6QDL_CLK_STEP>,
..
..
@@ -158,12 +163,15 @@
158
163
 		ocram: sram@900000 {
159
164
 			compatible = "mmio-sram";
160
165
 			reg = <0x00900000 0x40000>;
166
+			ranges = <0 0x00900000 0x40000>;
167
+			#address-cells = <1>;
168
+			#size-cells = <1>;
161
169
 			clocks = <&clks IMX6QDL_CLK_OCRAM>;
162
170
 		};
163
171
 
164
-		aips-bus@2000000 { /* AIPS1 */
172
+		bus@2000000 { /* AIPS1 */
165
173
 			spba-bus@2000000 {
166
-				ecspi5: ecspi@2018000 {
174
+				ecspi5: spi@2018000 {
167
175
 					#address-cells = <1>;
168
176
 					#size-cells = <0>;
169
177
 					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
..
..
@@ -176,10 +184,6 @@
176
184
 					dma-names = "rx", "tx";
177
185
 					status = "disabled";
178
186
 				};
179
-			};
180
-
181
-			iomuxc: iomuxc@20e0000 {
182
-				compatible = "fsl,imx6q-iomuxc";
183
187
 			};
184
188
 		};
185
189
 
..
..
@@ -202,6 +206,7 @@
202
206
 				 <&clks IMX6QDL_CLK_GPU2D_CORE>;
203
207
 			clock-names = "bus", "core";
204
208
 			power-domains = <&pd_pu>;
209
+			#cooling-cells = <2>;
205
210
 		};
206
211
 
207
212
 		ipu2: ipu@2800000 {
..
..
@@ -421,6 +426,10 @@
421
426
 	};
422
427
 };
423
428
 
429
+&iomuxc {
430
+	compatible = "fsl,imx6q-iomuxc";
431
+};
432
+
424
433
 &ipu1_csi1 {
425
434
 	ipu1_csi1_from_mipi_vc1: endpoint {
426
435
 		remote-endpoint = <&mipi_vc1_to_ipu1_csi1>;