add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/arch/arm/boot/dts/bcm-cygnus.dtsi
..
..
@@ -34,15 +34,20 @@
34
34
 #include <dt-bindings/interrupt-controller/irq.h>
35
35
 #include <dt-bindings/clock/bcm-cygnus.h>
36
36
 
37
-#include "skeleton.dtsi"
38
-
39
37
 / {
38
+	#address-cells = <1>;
39
+	#size-cells = <1>;
40
40
 	compatible = "brcm,cygnus";
41
41
 	model = "Broadcom Cygnus SoC";
42
42
 	interrupt-parent = <&gic>;
43
43
 
44
44
 	aliases {
45
45
 		ethernet0 = &eth0;
46
+	};
47
+
48
+	memory@0 {
49
+		device_type = "memory";
50
+		reg = <0 0>;
46
51
 	};
47
52
 
48
53
 	cpus {
..
..
@@ -64,7 +69,7 @@
64
69
 		interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>;
65
70
 	};
66
71
 
67
-	core {
72
+	core@19000000 {
68
73
 		compatible = "simple-bus";
69
74
 		ranges = <0x00000000 0x19000000 0x1000000>;
70
75
 		#address-cells = <1>;
..
..
@@ -86,7 +91,7 @@
86
91
 			      <0x20100 0x100>;
87
92
 		};
88
93
 
89
-		L2: l2-cache {
94
+		L2: cache-controller@22000 {
90
95
 			compatible = "arm,pl310-cache";
91
96
 			reg = <0x22000 0x1000>;
92
97
 			cache-unified;
..
..
@@ -229,8 +234,8 @@
229
234
 			compatible = "arm,sp805" , "arm,primecell";
230
235
 			reg = <0x18009000 0x1000>;
231
236
 			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
232
-			clocks = <&axi81_clk>;
233
-			clock-names = "apb_pclk";
237
+			clocks = <&axi81_clk>, <&axi81_clk>;
238
+			clock-names = "wdog_clk", "apb_pclk";
234
239
 		};
235
240
 
236
241
 		gpio_ccm: gpio@1800a000 {