add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/arch/arm/boot/dts/aspeed-g4.dtsi
..
..
@@ -53,7 +53,7 @@
53
53
 		#size-cells = <1>;
54
54
 		ranges;
55
55
 
56
-		fmc: flash-controller@1e620000 {
56
+		fmc: spi@1e620000 {
57
57
 			reg = < 0x1e620000 0x94
58
58
 				0x20000000 0x10000000 >;
59
59
 			#address-cells = <1>;
..
..
@@ -65,11 +65,32 @@
65
65
 			flash@0 {
66
66
 				reg = < 0 >;
67
67
 				compatible = "jedec,spi-nor";
68
+				spi-max-frequency = <50000000>;
69
+				status = "disabled";
70
+			};
71
+			flash@1 {
72
+				reg = < 1 >;
73
+				compatible = "jedec,spi-nor";
74
+				status = "disabled";
75
+			};
76
+			flash@2 {
77
+				reg = < 2 >;
78
+				compatible = "jedec,spi-nor";
79
+				status = "disabled";
80
+			};
81
+			flash@3 {
82
+				reg = < 3 >;
83
+				compatible = "jedec,spi-nor";
84
+				status = "disabled";
85
+			};
86
+			flash@4 {
87
+				reg = < 4 >;
88
+				compatible = "jedec,spi-nor";
68
89
 				status = "disabled";
69
90
 			};
70
91
 		};
71
92
 
72
-		spi: flash-controller@1e630000 {
93
+		spi: spi@1e630000 {
73
94
 			reg = < 0x1e630000 0x18
74
95
 				0x30000000 0x10000000 >;
75
96
 			#address-cells = <1>;
..
..
@@ -80,6 +101,7 @@
80
101
 			flash@0 {
81
102
 				reg = < 0 >;
82
103
 				compatible = "jedec,spi-nor";
104
+				spi-max-frequency = <50000000>;
83
105
 				status = "disabled";
84
106
 			};
85
107
 		};
..
..
@@ -142,6 +164,8 @@
142
164
 			reg = <0x1e6a0000 0x300>;
143
165
 			interrupts = <5>;
144
166
 			clocks = <&syscon ASPEED_CLK_GATE_USBPORT1CLK>;
167
+			aspeed,vhub-downstream-ports = <5>;
168
+			aspeed,vhub-generic-endpoints = <15>;
145
169
 			pinctrl-names = "default";
146
170
 			pinctrl-0 = <&pinctrl_usb2d_default>;
147
171
 			status = "disabled";
..
..
@@ -157,14 +181,21 @@
157
181
 				compatible = "aspeed,ast2400-scu", "syscon", "simple-mfd";
158
182
 				reg = <0x1e6e2000 0x1a8>;
159
183
 				#address-cells = <1>;
160
-				#size-cells = <0>;
184
+				#size-cells = <1>;
185
+				ranges = <0 0x1e6e2000 0x1000>;
161
186
 				#clock-cells = <1>;
162
187
 				#reset-cells = <1>;
163
188
 
164
-				pinctrl: pinctrl {
165
-					compatible = "aspeed,g4-pinctrl";
189
+				p2a: p2a-control@2c {
190
+					reg = <0x2c 0x4>;
191
+					compatible = "aspeed,ast2400-p2a-ctrl";
192
+					status = "disabled";
166
193
 				};
167
194
 
195
+				pinctrl: pinctrl@80 {
196
+					reg = <0x80 0x18>, <0xa0 0x10>;
197
+					compatible = "aspeed,ast2400-pinctrl";
198
+				};
168
199
 			};
169
200
 
170
201
 			rng: hwrng@1e6e2078 {
..
..
@@ -188,6 +219,44 @@
188
219
 				reg = <0x1e720000 0x8000>;	// 32K
189
220
 			};
190
221
 
222
+			video: video@1e700000 {
223
+				compatible = "aspeed,ast2400-video-engine";
224
+				reg = <0x1e700000 0x1000>;
225
+				clocks = <&syscon ASPEED_CLK_GATE_VCLK>,
226
+					 <&syscon ASPEED_CLK_GATE_ECLK>;
227
+				clock-names = "vclk", "eclk";
228
+				interrupts = <7>;
229
+				status = "disabled";
230
+			};
231
+
232
+			sdmmc: sd-controller@1e740000 {
233
+				compatible = "aspeed,ast2400-sd-controller";
234
+				reg = <0x1e740000 0x100>;
235
+				#address-cells = <1>;
236
+				#size-cells = <1>;
237
+				ranges = <0 0x1e740000 0x10000>;
238
+				clocks = <&syscon ASPEED_CLK_GATE_SDCLK>;
239
+				status = "disabled";
240
+
241
+				sdhci0: sdhci@100 {
242
+					compatible = "aspeed,ast2400-sdhci";
243
+					reg = <0x100 0x100>;
244
+					interrupts = <26>;
245
+					sdhci,auto-cmd12;
246
+					clocks = <&syscon ASPEED_CLK_SDIO>;
247
+					status = "disabled";
248
+				};
249
+
250
+				sdhci1: sdhci@200 {
251
+					compatible = "aspeed,ast2400-sdhci";
252
+					reg = <0x200 0x100>;
253
+					interrupts = <26>;
254
+					sdhci,auto-cmd12;
255
+					clocks = <&syscon ASPEED_CLK_SDIO>;
256
+					status = "disabled";
257
+				};
258
+			};
259
+
191
260
 			gpio: gpio@1e780000 {
192
261
 				#gpio-cells = <2>;
193
262
 				gpio-controller;
..
..
@@ -197,6 +266,7 @@
197
266
 				gpio-ranges = <&pinctrl 0 0 220>;
198
267
 				clocks = <&syscon ASPEED_CLK_APB>;
199
268
 				interrupt-controller;
269
+				#interrupt-cells = <2>;
200
270
 			};
201
271
 
202
272
 			timer: timer@1e782000 {
..
..
@@ -206,6 +276,12 @@
206
276
 				interrupts = <16 17 18 35 36 37 38 39>;
207
277
 				clocks = <&syscon ASPEED_CLK_APB>;
208
278
 				clock-names = "PCLK";
279
+			};
280
+
281
+			rtc: rtc@1e781000 {
282
+				compatible = "aspeed,ast2400-rtc";
283
+				reg = <0x1e781000 0x18>;
284
+				status = "disabled";
209
285
 			};
210
286
 
211
287
 			uart1: serial@1e783000 {
..
..
@@ -285,15 +361,16 @@
285
361
 
286
362
 					lpc_ctrl: lpc-ctrl@0 {
287
363
 						compatible = "aspeed,ast2400-lpc-ctrl";
288
-						reg = <0x0 0x80>;
364
+						reg = <0x0 0x10>;
289
365
 						clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
290
366
 						status = "disabled";
291
367
 					};
292
368
 
293
-					lpc_snoop: lpc-snoop@0 {
369
+					lpc_snoop: lpc-snoop@10 {
294
370
 						compatible = "aspeed,ast2400-lpc-snoop";
295
-						reg = <0x0 0x80>;
371
+						reg = <0x10 0x8>;
296
372
 						interrupts = <8>;
373
+						clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
297
374
 						status = "disabled";
298
375
 					};
299
376
 
..
..
@@ -312,7 +389,6 @@
312
389
 						compatible = "aspeed,ast2400-ibt-bmc";
313
390
 						reg = <0xc0 0x18>;
314
391
 						interrupts = <8>;
315
-						clocks = <&syscon ASPEED_CLK_GATE_LCLK>;
316
392
 						status = "disabled";
317
393
 					};
318
394
 				};