add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/arch/arm/boot/dts/aspeed-bmc-quanta-q71l.dts
..
..
@@ -7,6 +7,25 @@
7
7
 	model = "Quanta Q71L BMC";
8
8
 	compatible = "quanta,q71l-bmc", "aspeed,ast2400";
9
9
 
10
+	aliases {
11
+		i2c14 = &i2c_pcie2;
12
+		i2c15 = &i2c_pcie3;
13
+		i2c16 = &i2c_pcie6;
14
+		i2c17 = &i2c_pcie7;
15
+		i2c18 = &i2c_pcie1;
16
+		i2c19 = &i2c_pcie4;
17
+		i2c20 = &i2c_pcie5;
18
+		i2c21 = &i2c_pcie8;
19
+		i2c22 = &i2c_pcie9;
20
+		i2c23 = &i2c_pcie10;
21
+		i2c24 = &i2c_ssd1;
22
+		i2c25 = &i2c_ssd2;
23
+		i2c26 = &i2c_psu4;
24
+		i2c27 = &i2c_psu1;
25
+		i2c28 = &i2c_psu3;
26
+		i2c29 = &i2c_psu2;
27
+	};
28
+
10
29
 	chosen {
11
30
 		stdout-path = &uart5;
12
31
 		bootargs = "console=ttyS4,115200 earlyprintk";
..
..
@@ -93,6 +112,19 @@
93
112
 			&pinctrl_ddcclk_default &pinctrl_ddcdat_default>;
94
113
 };
95
114
 
115
+&p2a {
116
+	status = "okay";
117
+	memory-region = <&vga_memory>;
118
+};
119
+
120
+&ibt {
121
+	status = "okay";
122
+};
123
+
124
+&lpc_ctrl {
125
+	status = "okay";
126
+};
127
+
96
128
 &lpc_snoop {
97
129
 	status = "okay";
98
130
 	snoop-ports = <0x80>;
..
..
@@ -109,6 +141,10 @@
109
141
 	status = "okay";
110
142
 	pinctrl-names = "default";
111
143
 	pinctrl-0 = <&pinctrl_rgmii2_default &pinctrl_mdio2_default>;
144
+};
145
+
146
+&uart1 {
147
+	status = "okay";
112
148
 };
113
149
 
114
150
 &uart5 {
..
..
@@ -299,24 +335,44 @@
299
335
 			#address-cells = <1>;
300
336
 			#size-cells = <0>;
301
337
 			reg = <0>;
338
+
339
+			psu@59 {
340
+				compatible = "pmbus";
341
+				reg = <0x59>;
342
+			};
302
343
 		};
303
344
 
304
345
 		i2c_psu1: i2c@1 {
305
346
 			#address-cells = <1>;
306
347
 			#size-cells = <0>;
307
348
 			reg = <1>;
349
+
350
+			psu@58 {
351
+				compatible = "pmbus";
352
+				reg = <0x58>;
353
+			};
308
354
 		};
309
355
 
310
356
 		i2c_psu3: i2c@2 {
311
357
 			#address-cells = <1>;
312
358
 			#size-cells = <0>;
313
359
 			reg = <2>;
360
+
361
+			psu@58 {
362
+				compatible = "pmbus";
363
+				reg = <0x58>;
364
+			};
314
365
 		};
315
366
 
316
367
 		i2c_psu2: i2c@3 {
317
368
 			#address-cells = <1>;
318
369
 			#size-cells = <0>;
319
370
 			reg = <3>;
371
+
372
+			psu@59 {
373
+				compatible = "pmbus";
374
+				reg = <0x59>;
375
+			};
320
376
 		};
321
377
 	};
322
378
 
..
..
@@ -345,6 +401,10 @@
345
401
 	status = "okay";
346
402
 };
347
403
 
404
+&adc {
405
+	status = "okay";
406
+};
407
+
348
408
 &pwm_tacho {
349
409
 	status = "okay";
350
410