add boot partition size

hc

2023-12-11 d2ccde1c8e90d38cee87a1b0309ad2827f3fd30d

 kernel/arch/arc/boot/dts/axs10x_mb.dtsi
..
..
@@ -1,11 +1,8 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * Support for peripherals on the AXS10x mainboard
3
4
  *
4
5
  * Copyright (C) 2013-15 Synopsys, Inc. (www.synopsys.com)
5
- *
6
- * This program is free software; you can redistribute it and/or modify
7
- * it under the terms of the GNU General Public License version 2 as
8
- * published by the Free Software Foundation.
9
6
  */
10
7
 
11
8
 / {
..
..
@@ -64,15 +61,16 @@
64
61
 				clock-frequency = <25000000>;
65
62
 				#clock-cells = <0>;
66
63
 			};
67
-
68
-			pguclk: pguclk {
69
-				#clock-cells = <0>;
70
-				compatible = "fixed-clock";
71
-				clock-frequency = <74250000>;
72
-			};
73
64
 		};
74
65
 
75
-		gmac: ethernet@0x18000 {
66
+		pguclk: pguclk@10080 {
67
+			compatible = "snps,axs10x-pgu-pll-clock";
68
+			reg = <0x10080 0x10>, <0x110 0x10>;
69
+			#clock-cells = <0>;
70
+			clocks = <&input_clk>;
71
+		};
72
+
73
+		gmac: ethernet@18000 {
76
74
 			#interrupt-cells = <1>;
77
75
 			compatible = "snps,dwmac";
78
76
 			reg = < 0x18000 0x2000 >;
..
..
@@ -89,13 +87,13 @@
89
87
 			mac-address = [00 00 00 00 00 00]; /* Filled in by U-Boot */
90
88
 		};
91
89
 
92
-		ehci@0x40000 {
90
+		ehci@40000 {
93
91
 			compatible = "generic-ehci";
94
92
 			reg = < 0x40000 0x100 >;
95
93
 			interrupts = < 8 >;
96
94
 		};
97
95
 
98
-		ohci@0x60000 {
96
+		ohci@60000 {
99
97
 			compatible = "generic-ohci";
100
98
 			reg = < 0x60000 0x100 >;
101
99
 			interrupts = < 8 >;
..
..
@@ -119,7 +117,7 @@
119
117
 		 * dw_mci_pltfm_prepare_command() is used in generic platform
120
118
 		 * code.
121
119
 		 */
122
-		mmc@0x15000 {
120
+		mmc@15000 {
123
121
 			compatible = "altr,socfpga-dw-mshc";
124
122
 			reg = < 0x15000 0x400 >;
125
123
 			fifo-depth = < 16 >;
..
..
@@ -130,7 +128,7 @@
130
128
 			bus-width = < 4 >;
131
129
 		};
132
130
 
133
-		uart@0x20000 {
131
+		uart@20000 {
134
132
 			compatible = "snps,dw-apb-uart";
135
133
 			reg = <0x20000 0x100>;
136
134
 			clock-frequency = <33333333>;
..
..
@@ -140,7 +138,7 @@
140
138
 			reg-io-width = <4>;
141
139
 		};
142
140
 
143
-		uart@0x21000 {
141
+		uart@21000 {
144
142
 			compatible = "snps,dw-apb-uart";
145
143
 			reg = <0x21000 0x100>;
146
144
 			clock-frequency = <33333333>;
..
..
@@ -151,7 +149,7 @@
151
149
 		};
152
150
 
153
151
 		/* UART muxed with USB data port (ttyS3) */
154
-		uart@0x22000 {
152
+		uart@22000 {
155
153
 			compatible = "snps,dw-apb-uart";
156
154
 			reg = <0x22000 0x100>;
157
155
 			clock-frequency = <33333333>;
..
..
@@ -161,7 +159,7 @@
161
159
 			reg-io-width = <4>;
162
160
 		};
163
161
 
164
-		i2c@0x1d000 {
162
+		i2c@1d000 {
165
163
 			compatible = "snps,designware-i2c";
166
164
 			reg = <0x1d000 0x100>;
167
165
 			clock-frequency = <400000>;
..
..
@@ -178,7 +176,7 @@
178
176
 			#sound-dai-cells = <0>;
179
177
 		};
180
178
 
181
-		i2c@0x1f000 {
179
+		i2c@1f000 {
182
180
 			compatible = "snps,designware-i2c";
183
181
 			#address-cells = <1>;
184
182
 			#size-cells = <0>;
..
..
@@ -219,13 +217,13 @@
219
217
 				};
220
218
 			};
221
219
 
222
-			eeprom@0x54{
220
+			eeprom@54{
223
221
 				compatible = "atmel,24c01";
224
222
 				reg = <0x54>;
225
223
 				pagesize = <0x8>;
226
224
 			};
227
225
 
228
-			eeprom@0x57{
226
+			eeprom@57{
229
227
 				compatible = "atmel,24c04";
230
228
 				reg = <0x57>;
231
229
 				pagesize = <0x8>;
..
..
@@ -307,7 +305,6 @@
307
305
 		pgu@17000 {
308
306
 			compatible = "snps,arcpgu";
309
307
 			reg = <0x17000 0x400>;
310
-			encoder-slave = <&adv7511>;
311
308
 			clocks = <&pguclk>;
312
309
 			clock-names = "pxlclk";
313
310
 			memory-region = <&frame_buffer>;