.. | .. |
---|
| 1 | +/* SPDX-License-Identifier: GPL-2.0-or-later */ |
---|
1 | 2 | /* |
---|
2 | 3 | * Copyright 2016,2017 IBM Corporation. |
---|
3 | | - * |
---|
4 | | - * This program is free software; you can redistribute it and/or |
---|
5 | | - * modify it under the terms of the GNU General Public License |
---|
6 | | - * as published by the Free Software Foundation; either version |
---|
7 | | - * 2 of the License, or (at your option) any later version. |
---|
8 | 4 | */ |
---|
9 | 5 | #ifndef _ASM_POWERPC_XIVE_REGS_H |
---|
10 | 6 | #define _ASM_POWERPC_XIVE_REGS_H |
---|
.. | .. |
---|
41 | 37 | #define XIVE_ESB_SET_PQ_10 0xe00 /* Load */ |
---|
42 | 38 | #define XIVE_ESB_SET_PQ_11 0xf00 /* Load */ |
---|
43 | 39 | |
---|
| 40 | +/* |
---|
| 41 | + * Load-after-store ordering |
---|
| 42 | + * |
---|
| 43 | + * Adding this offset to the load address will enforce |
---|
| 44 | + * load-after-store ordering. This is required to use StoreEOI. |
---|
| 45 | + */ |
---|
| 46 | +#define XIVE_ESB_LD_ST_MO 0x40 /* Load-after-store ordering */ |
---|
| 47 | + |
---|
44 | 48 | #define XIVE_ESB_VAL_P 0x2 |
---|
45 | 49 | #define XIVE_ESB_VAL_Q 0x1 |
---|
| 50 | +#define XIVE_ESB_INVALID 0xFF |
---|
46 | 51 | |
---|
47 | 52 | /* |
---|
48 | 53 | * Thread Management (aka "TM") registers |
---|