rtl88x2CE_WiFi_linux driver

hc

2024-05-10 cde9070d9970eef1f7ec2360586c802a16230ad8

 kernel/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.h
..
..
@@ -1,12 +1,9 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
1
2
 /*
2
3
  * Register definition file for Analogix DP core driver
3
4
  *
4
5
  * Copyright (C) 2012 Samsung Electronics Co., Ltd.
5
6
  * Author: Jingoo Han <jg1.han@samsung.com>
6
- *
7
- * This program is free software; you can redistribute it and/or modify
8
- * it under the terms of the GNU General Public License version 2 as
9
- * published by the Free Software Foundation.
10
7
  */
11
8
 
12
9
 #ifndef _ANALOGIX_DP_REG_H
..
..
@@ -48,8 +45,7 @@
48
45
 #define ANALOGIX_DP_PLL_REG_4			0x9ec
49
46
 #define ANALOGIX_DP_PLL_REG_5			0xa00
50
47
 
51
-#define ANALOGIX_DP_SSC_REG			0x104
52
-#define ANALOGIX_DP_AUX				0x120
48
+#define ANALOIGX_DP_SSC_REG			0x104
53
49
 #define ANALOGIX_DP_BIAS			0x124
54
50
 #define ANALOGIX_DP_PD				0x12c
55
51
 
..
..
@@ -67,6 +63,8 @@
67
63
 #define ANALOGIX_DP_PSR_FRAME_UPDATE_CTRL	0x318
68
64
 #define ANALOGIX_DP_VSC_SHADOW_DB0		0x31C
69
65
 #define ANALOGIX_DP_VSC_SHADOW_DB1		0x320
66
+#define ANALOGIX_DP_VSC_SHADOW_PB0		0x33C
67
+#define ANALOGIX_DP_VSC_SHADOW_PB1		0x340
70
68
 
71
69
 #define ANALOGIX_DP_LANE_MAP			0x35C
72
70
 
..
..
@@ -140,18 +138,12 @@
140
138
 #define ANALOGIX_DP_BUF_DATA_0			0x7C0
141
139
 
142
140
 #define ANALOGIX_DP_SOC_GENERAL_CTL		0x800
141
+#define ANALOGIX_DP_TEST_80B_PATTERN0		0x81C
142
+#define ANALOGIX_DP_TEST_80B_PATTERN1		0x820
143
+#define ANALOGIX_DP_TEST_80B_PATTERN2		0x824
144
+#define ANALOGIX_DP_TEST_HBR2_PATTERN		0x828
143
145
 #define ANALOGIX_DP_AUD_CHANNEL_CTL		0x834
144
146
 #define ANALOGIX_DP_CRC_CON			0x890
145
-#define ANALOGIX_DP_ANALOG_CTL_36		0x990
146
-#define ANALOGIX_DP_ANALOG_CTL_37		0x994
147
-#define ANALOGIX_DP_ANALOG_CTL_39		0x99C
148
-#define ANALOGIX_DP_ANALOG_CTL_40		0x9A0
149
-#define ANALOGIX_DP_ANALOG_CTL_42		0x9A8
150
-#define ANALOGIX_DP_ANALOG_CTL_43		0x9AC
151
-#define ANALOGIX_DP_ANALOG_CTL_44		0x9B0
152
-#define ANALOGIX_DP_ANALOG_CTL_46		0x9B8
153
-#define ANALOGIX_DP_ANALOG_CTL_47		0x9BC
154
-#define ANALOGIX_DP_ANALOG_CTL_49		0x9C4
155
147
 #define ANALOGIX_DP_I2S_CTRL			0x9C8
156
148
 
157
149
 /* ANALOGIX_DP_TX_SW_RESET */
..
..
@@ -412,7 +404,9 @@
412
404
 #define HW_LINK_TRAINING_PATTERN		(0x1 << 8)
413
405
 #define SCRAMBLING_DISABLE			(0x1 << 5)
414
406
 #define SCRAMBLING_ENABLE			(0x0 << 5)
415
-#define LINK_QUAL_PATTERN_SET_MASK		(0x3 << 2)
407
+#define LINK_QUAL_PATTERN_SET_MASK		(0x7 << 2)
408
+#define LINK_QUAL_PATTERN_SET_HBR2		(0x5 << 2)
409
+#define LINK_QUAL_PATTERN_SET_80BIT		(0x4 << 2)
416
410
 #define LINK_QUAL_PATTERN_SET_PRBS7		(0x3 << 2)
417
411
 #define LINK_QUAL_PATTERN_SET_D10_2		(0x1 << 2)
418
412
 #define LINK_QUAL_PATTERN_SET_DISABLE		(0x0 << 2)
..
..
@@ -517,18 +511,6 @@
517
511
 /* ANALOGIX_DP_CRC_CON */
518
512
 #define PSR_VID_CRC_FLUSH			(0x1 << 2)
519
513
 #define PSR_VID_CRC_ENABLE			(0x1 << 0)
520
-
521
-/* ANALOGIX_DP_ANALOG_CTL_42 */
522
-#define R_FORCE_CH1_AMP				(0x1 << 5)
523
-#define R_FORCE_CH1_EMP				(0x1 << 4)
524
-#define R_FORCE_CH0_AMP				(0x1 << 2)
525
-#define R_FORCE_CH0_EMP				(0x1 << 1)
526
-
527
-/* ANALOGIX_DP_ANALOG_CTL_49 */
528
-#define R_FORCE_CH3_AMP				(0x1 << 5)
529
-#define R_FORCE_CH3_EMP				(0x1 << 4)
530
-#define R_FORCE_CH2_AMP				(0x1 << 2)
531
-#define R_FORCE_CH2_EMP				(0x1 << 1)
532
514
 
533
515
 /* ANALOGIX_DP_I2S_CTRL */
534
516
 #define I2S_EN					(0x1 << 4)