hc
2024-05-14 bedbef8ad3e75a304af6361af235302bcc61d06b
kernel/include/dt-bindings/clock/omap5.h
....@@ -1,14 +1,6 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
12 /*
23 * Copyright 2017 Texas Instruments, Inc.
3
- *
4
- * This software is licensed under the terms of the GNU General Public
5
- * License version 2, as published by the Free Software Foundation, and
6
- * may be copied, distributed, and modified under those terms.
7
- *
8
- * This program is distributed in the hope that it will be useful,
9
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
10
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
11
- * GNU General Public License for more details.
124 */
135 #ifndef __DT_BINDINGS_CLK_OMAP5_H
146 #define __DT_BINDINGS_CLK_OMAP5_H
....@@ -24,6 +16,7 @@
2416
2517 /* abe clocks */
2618 #define OMAP5_L4_ABE_CLKCTRL OMAP5_CLKCTRL_INDEX(0x20)
19
+#define OMAP5_AESS_CLKCTRL OMAP5_CLKCTRL_INDEX(0x28)
2720 #define OMAP5_MCPDM_CLKCTRL OMAP5_CLKCTRL_INDEX(0x30)
2821 #define OMAP5_DMIC_CLKCTRL OMAP5_CLKCTRL_INDEX(0x38)
2922 #define OMAP5_MCBSP1_CLKCTRL OMAP5_CLKCTRL_INDEX(0x48)
....@@ -94,9 +87,27 @@
9487 #define OMAP5_UART5_CLKCTRL OMAP5_CLKCTRL_INDEX(0x170)
9588 #define OMAP5_UART6_CLKCTRL OMAP5_CLKCTRL_INDEX(0x178)
9689
90
+/* l4_secure clocks */
91
+#define OMAP5_L4_SECURE_CLKCTRL_OFFSET 0x1a0
92
+#define OMAP5_L4_SECURE_CLKCTRL_INDEX(offset) ((offset) - OMAP5_L4_SECURE_CLKCTRL_OFFSET)
93
+#define OMAP5_AES1_CLKCTRL OMAP5_L4_SECURE_CLKCTRL_INDEX(0x1a0)
94
+#define OMAP5_AES2_CLKCTRL OMAP5_L4_SECURE_CLKCTRL_INDEX(0x1a8)
95
+#define OMAP5_DES3DES_CLKCTRL OMAP5_L4_SECURE_CLKCTRL_INDEX(0x1b0)
96
+#define OMAP5_FPKA_CLKCTRL OMAP5_L4_SECURE_CLKCTRL_INDEX(0x1b8)
97
+#define OMAP5_RNG_CLKCTRL OMAP5_L4_SECURE_CLKCTRL_INDEX(0x1c0)
98
+#define OMAP5_SHA2MD5_CLKCTRL OMAP5_L4_SECURE_CLKCTRL_INDEX(0x1c8)
99
+#define OMAP5_DMA_CRYPTO_CLKCTRL OMAP5_L4_SECURE_CLKCTRL_INDEX(0x1d8)
100
+
101
+/* iva clocks */
102
+#define OMAP5_IVA_CLKCTRL OMAP5_CLKCTRL_INDEX(0x20)
103
+#define OMAP5_SL2IF_CLKCTRL OMAP5_CLKCTRL_INDEX(0x28)
104
+
97105 /* dss clocks */
98106 #define OMAP5_DSS_CORE_CLKCTRL OMAP5_CLKCTRL_INDEX(0x20)
99107
108
+/* gpu clocks */
109
+#define OMAP5_GPU_CLKCTRL OMAP5_CLKCTRL_INDEX(0x20)
110
+
100111 /* l3init clocks */
101112 #define OMAP5_MMC1_CLKCTRL OMAP5_CLKCTRL_INDEX(0x28)
102113 #define OMAP5_MMC2_CLKCTRL OMAP5_CLKCTRL_INDEX(0x30)