| .. | .. |
|---|
| 1 | +/* SPDX-License-Identifier: GPL-2.0-only */ |
|---|
| 1 | 2 | /* |
|---|
| 2 | | - * This program is free software; you can distribute it and/or modify it |
|---|
| 3 | | - * under the terms of the GNU General Public License (Version 2) as |
|---|
| 4 | | - * published by the Free Software Foundation. |
|---|
| 5 | | - * |
|---|
| 6 | | - * This program is distributed in the hope it will be useful, but WITHOUT |
|---|
| 7 | | - * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or |
|---|
| 8 | | - * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License |
|---|
| 9 | | - * for more details. |
|---|
| 10 | | - * |
|---|
| 11 | | - * You should have received a copy of the GNU General Public License along |
|---|
| 12 | | - * with this program; if not, write to the Free Software Foundation, Inc., |
|---|
| 13 | | - * 59 Temple Place - Suite 330, Boston MA 02111-1307, USA. |
|---|
| 14 | 3 | * |
|---|
| 15 | 4 | * Further private data for which no space exists in mips_fpu_struct. |
|---|
| 16 | 5 | * This should be subsumed into the mips_fpu_struct structure as |
|---|
| .. | .. |
|---|
| 183 | 172 | struct task_struct *tsk); |
|---|
| 184 | 173 | int process_fpemu_return(int sig, void __user *fault_addr, |
|---|
| 185 | 174 | unsigned long fcr31); |
|---|
| 186 | | -int isBranchInstr(struct pt_regs *regs, struct mm_decoded_insn dec_insn, |
|---|
| 187 | | - unsigned long *contpc); |
|---|
| 188 | | -int mm_isBranchInstr(struct pt_regs *regs, struct mm_decoded_insn dec_insn, |
|---|
| 189 | | - unsigned long *contpc); |
|---|
| 190 | | - |
|---|
| 191 | | -#define SIGNALLING_NAN 0x7ff800007ff80000LL |
|---|
| 192 | | - |
|---|
| 193 | | -static inline void fpu_emulator_init_fpu(void) |
|---|
| 194 | | -{ |
|---|
| 195 | | - struct task_struct *t = current; |
|---|
| 196 | | - int i; |
|---|
| 197 | | - |
|---|
| 198 | | - for (i = 0; i < 32; i++) |
|---|
| 199 | | - set_fpr64(&t->thread.fpu.fpr[i], 0, SIGNALLING_NAN); |
|---|
| 200 | | -} |
|---|
| 201 | 175 | |
|---|
| 202 | 176 | /* |
|---|
| 203 | 177 | * Mask the FCSR Cause bits according to the Enable bits, observing |
|---|