forked from ~ljy/RK356X_SDK_RELEASE
blame | history | patch | commit | commitdiff
hc
2023-12-09 b22da3d8526a935aa31e086e63f60ff3246cb61c 
 kernel/sound/soc/pxa/mmp-sspa.h
....@@ -1,22 +1,8 @@
1
+/* SPDX-License-Identifier: GPL-2.0-or-later */
12 /*
23  * linux/sound/soc/pxa/mmp-sspa.h
34  *
45  * Copyright (C) 2011 Marvell International Ltd.
5
- *
6
- * This program is free software; you can redistribute it and/or modify
7
- * it under the terms of the GNU General Public License as published by
8
- * the Free Software Foundation; either version 2 of the License, or
9
- * (at your option) any later version.
10
- *
11
- * This program is distributed in the hope that it will be useful,
12
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
13
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
14
- * GNU General Public License for more details.
15
- *
16
- * You should have received a copy of the GNU General Public License
17
- * along with this program; if not, write to the Free Software
18
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
19
- *
206  */
217 #ifndef _MMP_SSPA_H
228 #define _MMP_SSPA_H
....@@ -24,25 +10,15 @@
2410 /*
2511  * SSPA Registers
2612  */
27
-#define SSPA_RXD		(0x00)
28
-#define SSPA_RXID		(0x04)
29
-#define SSPA_RXCTL		(0x08)
30
-#define SSPA_RXSP		(0x0c)
31
-#define SSPA_RXFIFO_UL		(0x10)
32
-#define SSPA_RXINT_MASK		(0x14)
33
-#define SSPA_RXC		(0x18)
34
-#define SSPA_RXFIFO_NOFS	(0x1c)
35
-#define SSPA_RXFIFO_SIZE	(0x20)
36
-
37
-#define SSPA_TXD		(0x80)
38
-#define SSPA_TXID		(0x84)
39
-#define SSPA_TXCTL		(0x88)
40
-#define SSPA_TXSP		(0x8c)
41
-#define SSPA_TXFIFO_LL		(0x90)
42
-#define SSPA_TXINT_MASK		(0x94)
43
-#define SSPA_TXC		(0x98)
44
-#define SSPA_TXFIFO_NOFS	(0x9c)
45
-#define SSPA_TXFIFO_SIZE	(0xa0)
13
+#define SSPA_D			(0x00)
14
+#define SSPA_ID			(0x04)
15
+#define SSPA_CTL		(0x08)
16
+#define SSPA_SP			(0x0c)
17
+#define SSPA_FIFO_UL		(0x10)
18
+#define SSPA_INT_MASK		(0x14)
19
+#define SSPA_C			(0x18)
20
+#define SSPA_FIFO_NOFS		(0x1c)
21
+#define SSPA_FIFO_SIZE		(0x20)
4622 
4723 /* SSPA Control Register */
4824 #define	SSPA_CTL_XPH		(1 << 31)	/* Read Phase */
....@@ -52,7 +28,7 @@
5228 #define	SSPA_CTL_XFRLEN2(x)	((x) << 24)	/* Transmit Frame Length in Phase 2 */
5329 #define	SSPA_CTL_XWDLEN2_MASK	(7 << 21)
5430 #define	SSPA_CTL_XWDLEN2(x)	((x) << 21)	/* Transmit Word Length in Phase 2 */
55
-#define	SSPA_CTL_XDATDLY(x)	((x) << 19)	/* Tansmit Data Delay */
31
+#define	SSPA_CTL_XDATDLY(x)	((x) << 19)	/* Transmit Data Delay */
5632 #define	SSPA_CTL_XSSZ2_MASK	(7 << 16)
5733 #define	SSPA_CTL_XSSZ2(x)	((x) << 16)	/* Transmit Sample Audio Size */
5834 #define	SSPA_CTL_XFRLEN1_MASK	(7 << 8)
....@@ -77,7 +53,9 @@
7753 #define	SSPA_SP_FFLUSH		(1 << 2)	/* FIFO Flush */
7854 #define	SSPA_SP_S_RST		(1 << 1)	/* Active High Reset Signal */
7955 #define	SSPA_SP_S_EN		(1 << 0)	/* Serial Clock Domain Enable */
56
+#define	SSPA_SP_FWID_MASK	(0x3f << 20)
8057 #define	SSPA_SP_FWID(x)		((x) << 20)	/* Frame-Sync Width */
58
+#define	SSPA_TXSP_FPER_MASK	(0x3f << 4)
8159 #define	SSPA_TXSP_FPER(x)	((x) << 4)	/* Frame-Sync Active */
8260 
8361 /* sspa clock sources */