| .. | .. |
|---|
| 103 | 103 | int count = MAX_PLL_LOCK_20MS_WAITS; |
|---|
| 104 | 104 | |
|---|
| 105 | 105 | do { |
|---|
| 106 | | - ret = snd_soc_component_read32(component, R_PLLCTL0); |
|---|
| 106 | + ret = snd_soc_component_read(component, R_PLLCTL0); |
|---|
| 107 | 107 | if (ret < 0) { |
|---|
| 108 | 108 | dev_err(component->dev, |
|---|
| 109 | 109 | "Failed to read PLL lock status (%d)\n", ret); |
|---|
| .. | .. |
|---|
| 148 | 148 | for (cnt = 0; cnt < coeff_cnt; cnt++, addr++) { |
|---|
| 149 | 149 | |
|---|
| 150 | 150 | for (trys = 0; trys < DACCRSTAT_MAX_TRYS; trys++) { |
|---|
| 151 | | - ret = snd_soc_component_read32(component, R_DACCRSTAT); |
|---|
| 151 | + ret = snd_soc_component_read(component, R_DACCRSTAT); |
|---|
| 152 | 152 | if (ret < 0) { |
|---|
| 153 | 153 | dev_err(component->dev, |
|---|
| 154 | 154 | "Failed to read stat (%d)\n", ret); |
|---|
| .. | .. |
|---|
| 389 | 389 | |
|---|
| 390 | 390 | mutex_lock(&tscs42xx->coeff_ram_lock); |
|---|
| 391 | 391 | |
|---|
| 392 | | - if (tscs42xx->coeff_ram_synced == false) { |
|---|
| 392 | + if (!tscs42xx->coeff_ram_synced) { |
|---|
| 393 | 393 | ret = write_coeff_ram(component, tscs42xx->coeff_ram, 0x00, |
|---|
| 394 | 394 | COEFF_RAM_COEFF_COUNT); |
|---|
| 395 | 395 | if (ret < 0) |
|---|