.. | .. |
---|
60 | 60 | |
---|
61 | 61 | /* |
---|
62 | 62 | * IMX1 IOMUXC manages the pins based on ports. Each port has 32 pins. IOMUX |
---|
63 | | - * control register are seperated into function, output configuration, input |
---|
| 63 | + * control registers are separated into function, output configuration, input |
---|
64 | 64 | * configuration A, input configuration B, GPIO in use and data direction. |
---|
65 | 65 | * |
---|
66 | 66 | * Those controls that are represented by 1 bit have a direct mapping between |
---|
.. | .. |
---|
233 | 233 | */ |
---|
234 | 234 | grp = imx1_pinctrl_find_group_by_name(info, np->name); |
---|
235 | 235 | if (!grp) { |
---|
236 | | - dev_err(info->dev, "unable to find group for node %s\n", |
---|
237 | | - np->name); |
---|
| 236 | + dev_err(info->dev, "unable to find group for node %pOFn\n", |
---|
| 237 | + np); |
---|
238 | 238 | return -EINVAL; |
---|
239 | 239 | } |
---|
240 | 240 | |
---|
.. | .. |
---|
290 | 290 | .pin_dbg_show = imx1_pin_dbg_show, |
---|
291 | 291 | .dt_node_to_map = imx1_dt_node_to_map, |
---|
292 | 292 | .dt_free_map = imx1_dt_free_map, |
---|
293 | | - |
---|
294 | 293 | }; |
---|
295 | 294 | |
---|
296 | 295 | static int imx1_pmx_set(struct pinctrl_dev *pctldev, unsigned selector, |
---|
.. | .. |
---|
466 | 465 | const __be32 *list; |
---|
467 | 466 | int i; |
---|
468 | 467 | |
---|
469 | | - dev_dbg(info->dev, "group(%d): %s\n", index, np->name); |
---|
| 468 | + dev_dbg(info->dev, "group(%d): %pOFn\n", index, np); |
---|
470 | 469 | |
---|
471 | 470 | /* Initialise group */ |
---|
472 | 471 | grp->name = np->name; |
---|
.. | .. |
---|
477 | 476 | list = of_get_property(np, "fsl,pins", &size); |
---|
478 | 477 | /* we do not check return since it's safe node passed down */ |
---|
479 | 478 | if (!size || size % 12) { |
---|
480 | | - dev_notice(info->dev, "Not a valid fsl,pins property (%s)\n", |
---|
481 | | - np->name); |
---|
| 479 | + dev_notice(info->dev, "Not a valid fsl,pins property (%pOFn)\n", |
---|
| 480 | + np); |
---|
482 | 481 | return -EINVAL; |
---|
483 | 482 | } |
---|
484 | 483 | |
---|
.. | .. |
---|
513 | 512 | static u32 grp_index; |
---|
514 | 513 | u32 i = 0; |
---|
515 | 514 | |
---|
516 | | - dev_dbg(info->dev, "parse function(%d): %s\n", index, np->name); |
---|
| 515 | + dev_dbg(info->dev, "parse function(%d): %pOFn\n", index, np); |
---|
517 | 516 | |
---|
518 | 517 | func = &info->functions[index]; |
---|
519 | 518 | |
---|
.. | .. |
---|
611 | 610 | if (!res) |
---|
612 | 611 | return -ENOENT; |
---|
613 | 612 | |
---|
614 | | - ipctl->base = devm_ioremap_nocache(&pdev->dev, res->start, |
---|
| 613 | + ipctl->base = devm_ioremap(&pdev->dev, res->start, |
---|
615 | 614 | resource_size(res)); |
---|
616 | 615 | if (!ipctl->base) |
---|
617 | 616 | return -ENOMEM; |
---|