add stmac read mac form eeprom

hc

2023-12-09 b22da3d8526a935aa31e086e63f60ff3246cb61c

 kernel/drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_b0_internal.h
..
..
@@ -1,10 +1,7 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
1
2
 /*
2
3
  * aQuantia Corporation Network Driver
3
- * Copyright (C) 2014-2017 aQuantia Corporation. All rights reserved
4
- *
5
- * This program is free software; you can redistribute it and/or modify it
6
- * under the terms and conditions of the GNU General Public License,
7
- * version 2, as published by the Free Software Foundation.
4
+ * Copyright (C) 2014-2019 aQuantia Corporation. All rights reserved
8
5
  */
9
6
 
10
7
 /* File hw_atl_b0_internal.h: Definition of Atlantic B0 chip specific
..
..
@@ -67,24 +64,21 @@
67
64
 #define HW_ATL_B0_MPI_SPEED_MSK         0xFFFFU
68
65
 #define HW_ATL_B0_MPI_SPEED_SHIFT       16U
69
66
 
70
-#define HW_ATL_B0_RATE_10G              BIT(0)
71
-#define HW_ATL_B0_RATE_5G               BIT(1)
72
-#define HW_ATL_B0_RATE_2G5              BIT(3)
73
-#define HW_ATL_B0_RATE_1G               BIT(4)
74
-#define HW_ATL_B0_RATE_100M             BIT(5)
67
+#define HW_ATL_B0_TXBUF_MAX              160U
68
+#define HW_ATL_B0_PTP_TXBUF_SIZE           8U
75
69
 
76
-#define HW_ATL_B0_TXBUF_MAX  160U
77
-#define HW_ATL_B0_RXBUF_MAX  320U
70
+#define HW_ATL_B0_RXBUF_MAX              320U
71
+#define HW_ATL_B0_PTP_RXBUF_SIZE          16U
78
72
 
79
73
 #define HW_ATL_B0_RSS_REDIRECTION_MAX 64U
80
74
 #define HW_ATL_B0_RSS_REDIRECTION_BITS 3U
81
75
 #define HW_ATL_B0_RSS_HASHKEY_BITS 320U
82
76
 
83
77
 #define HW_ATL_B0_TCRSS_4_8  1
84
-#define HW_ATL_B0_TC_MAX 1U
78
+#define HW_ATL_B0_TC_MAX 8U
85
79
 #define HW_ATL_B0_RSS_MAX 8U
86
80
 
87
-#define HW_ATL_B0_LRO_RXD_MAX 2U
81
+#define HW_ATL_B0_LRO_RXD_MAX 16U
88
82
 #define HW_ATL_B0_RS_SLIP_ENABLED  0U
89
83
 
90
84
 /* (256k -1(max pay_len) - 54(header)) */
..
..
@@ -116,10 +110,17 @@
116
110
 #define HW_ATL_B0_RXD_NCEA0 (0x1)
117
111
 
118
112
 #define HW_ATL_B0_RXD_WB_STAT_RSSTYPE (0x0000000F)
113
+#define HW_ATL_B0_RXD_WB_STAT_RSSTYPE_SHIFT (0x0)
119
114
 #define HW_ATL_B0_RXD_WB_STAT_PKTTYPE (0x00000FF0)
115
+#define HW_ATL_B0_RXD_WB_STAT_PKTTYPE_SHIFT (0x4)
120
116
 #define HW_ATL_B0_RXD_WB_STAT_RXCTRL  (0x00180000)
117
+#define HW_ATL_B0_RXD_WB_STAT_RXCTRL_SHIFT (0x13)
121
118
 #define HW_ATL_B0_RXD_WB_STAT_SPLHDR  (0x00200000)
122
119
 #define HW_ATL_B0_RXD_WB_STAT_HDRLEN  (0xFFC00000)
120
+#define HW_ATL_B0_RXD_WB_STAT_HDRLEN_SHIFT (0x16)
121
+
122
+#define HW_ATL_B0_RXD_WB_PKTTYPE_VLAN          BIT(5)
123
+#define HW_ATL_B0_RXD_WB_PKTTYPE_VLAN_DOUBLE   BIT(6)
123
124
 
124
125
 #define HW_ATL_B0_RXD_WB_STAT2_DD      (0x0001)
125
126
 #define HW_ATL_B0_RXD_WB_STAT2_EOP     (0x0002)
..
..
@@ -150,6 +151,10 @@
150
151
 #define HW_ATL_B0_MAX_RXD 8184U
151
152
 #define HW_ATL_B0_MAX_TXD 8184U
152
153
 
154
+#define HW_ATL_RSS_DISABLED 0x00000000U
155
+#define HW_ATL_RSS_ENABLED_8TCS_2INDEX_BITS 0xA2222222U
156
+#define HW_ATL_RSS_ENABLED_4TCS_3INDEX_BITS 0x80003333U
157
+
153
158
 /* HW layer capabilities */
154
159
 
155
160
 #endif /* HW_ATL_B0_INTERNAL_H */