| .. | .. |
|---|
| 21 | 21 | #define CX_GMU_CBCR_SLEEP_SHIFT 4 |
|---|
| 22 | 22 | #define CX_GMU_CBCR_WAKE_MASK 0xF |
|---|
| 23 | 23 | #define CX_GMU_CBCR_WAKE_SHIFT 8 |
|---|
| 24 | | -#define CLK_DIS_WAIT_SHIFT 12 |
|---|
| 25 | | -#define CLK_DIS_WAIT_MASK (0xf << CLK_DIS_WAIT_SHIFT) |
|---|
| 26 | 24 | |
|---|
| 27 | 25 | enum { |
|---|
| 28 | 26 | P_BI_TCXO, |
|---|
| .. | .. |
|---|
| 163 | 161 | static struct gdsc cx_gdsc = { |
|---|
| 164 | 162 | .gdscr = 0x106c, |
|---|
| 165 | 163 | .gds_hw_ctrl = 0x1540, |
|---|
| 164 | + .clk_dis_wait_val = 8, |
|---|
| 166 | 165 | .pd = { |
|---|
| 167 | 166 | .name = "cx_gdsc", |
|---|
| 168 | 167 | }, |
|---|
| .. | .. |
|---|
| 244 | 243 | mask |= CX_GMU_CBCR_SLEEP_MASK << CX_GMU_CBCR_SLEEP_SHIFT; |
|---|
| 245 | 244 | value = 0xF << CX_GMU_CBCR_WAKE_SHIFT | 0xF << CX_GMU_CBCR_SLEEP_SHIFT; |
|---|
| 246 | 245 | regmap_update_bits(regmap, 0x1098, mask, value); |
|---|
| 247 | | - |
|---|
| 248 | | - /* Configure clk_dis_wait for gpu_cx_gdsc */ |
|---|
| 249 | | - regmap_update_bits(regmap, 0x106c, CLK_DIS_WAIT_MASK, |
|---|
| 250 | | - 8 << CLK_DIS_WAIT_SHIFT); |
|---|
| 251 | 246 | |
|---|
| 252 | 247 | return qcom_cc_really_probe(pdev, &gpu_cc_sc7180_desc, regmap); |
|---|
| 253 | 248 | } |
|---|