.. | .. |
---|
12 | 12 | u8 dev_limit; |
---|
13 | 13 | }; |
---|
14 | 14 | |
---|
15 | | -extern const struct pci_device_id amd_nb_misc_ids[]; |
---|
16 | 15 | extern const struct amd_nb_bus_dev_range amd_nb_bus_dev_ranges[]; |
---|
17 | 16 | |
---|
18 | 17 | extern bool early_is_amd_nb(u32 value); |
---|
.. | .. |
---|
58 | 57 | |
---|
59 | 58 | /* initialized to the number of CPUs on the node sharing this bank */ |
---|
60 | 59 | refcount_t cpus; |
---|
| 60 | + unsigned int shared; |
---|
61 | 61 | }; |
---|
62 | 62 | |
---|
63 | 63 | struct amd_northbridge { |
---|
.. | .. |
---|
103 | 103 | |
---|
104 | 104 | static inline bool amd_gart_present(void) |
---|
105 | 105 | { |
---|
| 106 | + if (boot_cpu_data.x86_vendor != X86_VENDOR_AMD) |
---|
| 107 | + return false; |
---|
| 108 | + |
---|
106 | 109 | /* GART present only on Fam15h, upto model 0fh */ |
---|
107 | 110 | if (boot_cpu_data.x86 == 0xf || boot_cpu_data.x86 == 0x10 || |
---|
108 | 111 | (boot_cpu_data.x86 == 0x15 && boot_cpu_data.x86_model < 0x10)) |
---|