.. | .. |
---|
39 | 39 | d-cache-size = <32768>; |
---|
40 | 40 | dcr-controller; |
---|
41 | 41 | dcr-access-method = "native"; |
---|
42 | | - status = "ok"; |
---|
| 42 | + status = "okay"; |
---|
43 | 43 | }; |
---|
44 | 44 | cpu@1 { |
---|
45 | 45 | device_type = "cpu"; |
---|
.. | .. |
---|
122 | 122 | }; |
---|
123 | 123 | }; |
---|
124 | 124 | |
---|
125 | | - PCIE0: pciex@10100000000 { // 4xGBIF1 |
---|
| 125 | + PCIE0: pcie@10100000000 { // 4xGBIF1 |
---|
126 | 126 | device_type = "pci"; |
---|
127 | 127 | #interrupt-cells = <1>; |
---|
128 | 128 | #size-cells = <2>; |
---|
.. | .. |
---|
160 | 160 | 0x0 0x0 0x0 0x4 &MPIC 49 0x2 /* int D */>; |
---|
161 | 161 | }; |
---|
162 | 162 | |
---|
163 | | - PCIE1: pciex@30100000000 { // 4xGBIF0 |
---|
| 163 | + PCIE1: pcie@30100000000 { // 4xGBIF0 |
---|
164 | 164 | device_type = "pci"; |
---|
165 | 165 | #interrupt-cells = <1>; |
---|
166 | 166 | #size-cells = <2>; |
---|
.. | .. |
---|
197 | 197 | 0x0 0x0 0x0 0x4 &MPIC 41 0x2 /* int D */>; |
---|
198 | 198 | }; |
---|
199 | 199 | |
---|
200 | | - PCIE2: pciex@38100000000 { // 2xGBIF0 |
---|
| 200 | + PCIE2: pcie@38100000000 { // 2xGBIF0 |
---|
201 | 201 | device_type = "pci"; |
---|
202 | 202 | #interrupt-cells = <1>; |
---|
203 | 203 | #size-cells = <2>; |
---|