修改led为gpio

hc

2024-10-12 a5969cabbb4660eab42b6ef0412cbbd1200cf14d

 kernel/Documentation/devicetree/bindings/pwm/pwm-mediatek.txt
..
..
@@ -6,8 +6,10 @@
6
6
    - "mediatek,mt7622-pwm": found on mt7622 SoC.
7
7
    - "mediatek,mt7623-pwm": found on mt7623 SoC.
8
8
    - "mediatek,mt7628-pwm": found on mt7628 SoC.
9
+   - "mediatek,mt7629-pwm": found on mt7629 SoC.
10
+   - "mediatek,mt8516-pwm": found on mt8516 SoC.
9
11
  - reg: physical base address and length of the controller's registers.
10
- - #pwm-cells: must be 2. See pwm.txt in this directory for a description of
12
+ - #pwm-cells: must be 2. See pwm.yaml in this directory for a description of
11
13
    the cell format.
12
14
  - clocks: phandle and clock specifier of the PWM reference clock.
13
15
  - clock-names: must contain the following, except for MT7628 which
..
..
@@ -17,10 +19,15 @@
17
19
    - "pwm1-8": the eight per PWM clocks for mt2712
18
20
    - "pwm1-6": the six per PWM clocks for mt7622
19
21
    - "pwm1-5": the five per PWM clocks for mt7623
22
+   - "pwm1"  : the PWM1 clock for mt7629
20
23
  - pinctrl-names: Must contain a "default" entry.
21
24
  - pinctrl-0: One property must exist for each entry in pinctrl-names.
22
25
    See pinctrl/pinctrl-bindings.txt for details of the property values.
23
26
 
27
+Optional properties:
28
+- assigned-clocks: Reference to the PWM clock entries.
29
+- assigned-clock-parents: The phandle of the parent clock of PWM clock.
30
+
24
31
 Example:
25
32
 	pwm0: pwm@11006000 {
26
33
 		compatible = "mediatek,mt7623-pwm";