hc
2024-10-12 a5969cabbb4660eab42b6ef0412cbbd1200cf14d
kernel/Documentation/devicetree/bindings/net/xilinx_axienet.txt
....@@ -17,8 +17,15 @@
1717 Required properties:
1818 - compatible : Must be one of "xlnx,axi-ethernet-1.00.a",
1919 "xlnx,axi-ethernet-1.01.a", "xlnx,axi-ethernet-2.01.a"
20
-- reg : Address and length of the IO space.
21
-- interrupts : Should be a list of two interrupt, TX and RX.
20
+- reg : Address and length of the IO space, as well as the address
21
+ and length of the AXI DMA controller IO space, unless
22
+ axistream-connected is specified, in which case the reg
23
+ attribute of the node referenced by it is used.
24
+- interrupts : Should be a list of 2 or 3 interrupts: TX DMA, RX DMA,
25
+ and optionally Ethernet core. If axistream-connected is
26
+ specified, the TX/RX DMA interrupts should be on that node
27
+ instead, and only the Ethernet core interrupt is optionally
28
+ specified here.
2229 - phy-handle : Should point to the external phy device.
2330 See ethernet.txt file in the same directory.
2431 - xlnx,rxmem : Set to allocated memory buffer for Rx/Tx in the hardware
....@@ -31,15 +38,29 @@
3138 1 to enable partial TX checksum offload,
3239 2 to enable full TX checksum offload
3340 - xlnx,rxcsum : Same values as xlnx,txcsum but for RX checksum offload
41
+- clocks : AXI bus clock for the device. Refer to common clock bindings.
42
+ Used to calculate MDIO clock divisor. If not specified, it is
43
+ auto-detected from the CPU clock (but only on platforms where
44
+ this is possible). New device trees should specify this - the
45
+ auto detection is only for backward compatibility.
46
+- axistream-connected: Reference to another node which contains the resources
47
+ for the AXI DMA controller used by this device.
48
+ If this is specified, the DMA-related resources from that
49
+ device (DMA registers and DMA TX/RX interrupts) rather
50
+ than this one will be used.
51
+ - mdio : Child node for MDIO bus. Must be defined if PHY access is
52
+ required through the core's MDIO interface (i.e. always,
53
+ unless the PHY is accessed through a different bus).
3454
3555 Example:
3656 axi_ethernet_eth: ethernet@40c00000 {
3757 compatible = "xlnx,axi-ethernet-1.00.a";
3858 device_type = "network";
3959 interrupt-parent = <&microblaze_0_axi_intc>;
40
- interrupts = <2 0>;
60
+ interrupts = <2 0 1>;
61
+ clocks = <&axi_clk>;
4162 phy-mode = "mii";
42
- reg = <0x40c00000 0x40000>;
63
+ reg = <0x40c00000 0x40000 0x50c00000 0x40000>;
4364 xlnx,rxcsum = <0x2>;
4465 xlnx,rxmem = <0x800>;
4566 xlnx,txcsum = <0x2>;