修改led为gpio

hc

2024-10-12 a5969cabbb4660eab42b6ef0412cbbd1200cf14d

 kernel/Documentation/devicetree/bindings/clock/ti,cdce925.txt
..
..
@@ -4,10 +4,10 @@
4
4
 This binding uses the common clock binding[1].
5
5
 
6
6
 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt
7
-[2] http://www.ti.com/product/cdce913
8
-[3] http://www.ti.com/product/cdce925
9
-[4] http://www.ti.com/product/cdce937
10
-[5] http://www.ti.com/product/cdce949
7
+[2] https://www.ti.com/product/cdce913
8
+[3] https://www.ti.com/product/cdce925
9
+[4] https://www.ti.com/product/cdce937
10
+[5] https://www.ti.com/product/cdce949
11
11
 
12
12
 The driver provides clock sources for each output Y1 through Y5.
13
13
 
..
..
@@ -24,6 +24,8 @@
24
24
 Optional properties:
25
25
  - xtal-load-pf: Crystal load-capacitor value to fine-tune performance on a
26
26
                  board, or to compensate for external influences.
27
+- vdd-supply: A regulator node for Vdd
28
+- vddout-supply: A regulator node for Vddout
27
29
 
28
30
 For all PLL1, PLL2, ... an optional child node can be used to specify spread
29
31
 spectrum clocking parameters for a board.
..
..
@@ -41,6 +43,8 @@
41
43
 		clocks = <&xtal_27Mhz>;
42
44
 		#clock-cells = <1>;
43
45
 		xtal-load-pf = <5>;
46
+		vdd-supply = <&1v8-reg>;
47
+		vddout-supply = <&3v3-reg>;
44
48
 		/* PLL options to get SSC 1% centered */
45
49
 		PLL2 {
46
50
 			spread-spectrum = <4>;