修改led为gpio

hc

2024-10-12 a5969cabbb4660eab42b6ef0412cbbd1200cf14d

 kernel/Documentation/devicetree/bindings/board/fsl-board.txt
..
..
@@ -47,36 +47,6 @@
47
47
                 reg = <0x3 0 0x10000>;
48
48
         };
49
49
 
50
-* Freescale BCSR GPIO banks
51
-
52
-Some BCSR registers act as simple GPIO controllers, each such
53
-register can be represented by the gpio-controller node.
54
-
55
-Required properities:
56
-- compatible : Should be "fsl,<board>-bcsr-gpio".
57
-- reg : Should contain the address and the length of the GPIO bank
58
-  register.
59
-- #gpio-cells : Should be two. The first cell is the pin number and the
60
-  second cell is used to specify optional parameters (currently unused).
61
-- gpio-controller : Marks the port as GPIO controller.
62
-
63
-Example:
64
-
65
-	bcsr@1,0 {
66
-		#address-cells = <1>;
67
-		#size-cells = <1>;
68
-		compatible = "fsl,mpc8360mds-bcsr";
69
-		reg = <1 0 0x8000>;
70
-		ranges = <0 1 0 0x8000>;
71
-
72
-		bcsr13: gpio-controller@d {
73
-			#gpio-cells = <2>;
74
-			compatible = "fsl,mpc8360mds-bcsr-gpio";
75
-			reg = <0xd 1>;
76
-			gpio-controller;
77
-		};
78
-	};
79
-
80
50
 * Freescale on-board FPGA connected on I2C bus
81
51
 
82
52
 Some Freescale boards like BSC9132QDS have on board FPGA connected on