重命名 AX88772C_eeprom/asix.c 为 asix_mac.c

hc

2024-09-20 a36159eec6ca17402b0e146b86efaf76568dc353

 kernel/drivers/clk/rockchip/Kconfig
..
..
@@ -9,10 +9,142 @@
9
9
 	  Say y here to enable common clock controller for Rockchip platforms.
10
10
 
11
11
 if COMMON_CLK_ROCKCHIP
12
+config CLK_PX30
13
+	tristate "Rockchip PX30 clock controller support"
14
+	depends on CPU_PX30 || COMPILE_TEST
15
+	default y
16
+	help
17
+	  Build the driver for PX30 Clock Driver.
18
+
19
+config CLK_RV1106
20
+	tristate "Rockchip RV1106 clock controller support"
21
+	depends on CPU_RV1106 || COMPILE_TEST
22
+	default y
23
+	help
24
+	  Build the driver for RV1106 Clock Driver.
25
+
26
+config CLK_RV1108
27
+	tristate "Rockchip RV1108 clock controller support"
28
+	depends on CPU_RV1108 || COMPILE_TEST
29
+	default y
30
+	help
31
+	  Build the driver for RV1108 Clock Driver.
32
+
33
+config CLK_RV1126
34
+	tristate "Rockchip RV1126 clock controller support"
35
+	depends on CPU_RV1126 || COMPILE_TEST
36
+	default y
37
+	help
38
+	  Build the driver for RV1126 Clock Driver.
39
+
40
+config CLK_RK1808
41
+	tristate "Rockchip RK1808 clock controller support"
42
+	depends on CPU_RK1808 || COMPILE_TEST
43
+	default y
44
+	help
45
+	  Build the driver for RK1808 Clock Driver.
46
+
47
+config CLK_RK3036
48
+	tristate "Rockchip RK3036 clock controller support"
49
+	depends on CPU_RK3036 || COMPILE_TEST
50
+	default y
51
+	help
52
+	  Build the driver for RK3036 Clock Driver.
53
+
54
+config CLK_RK312X
55
+	tristate "Rockchip RK312x clock controller support"
56
+	depends on CPU_RK312X || COMPILE_TEST
57
+	default y
58
+	help
59
+	  Build the driver for RK312x Clock Driver.
60
+
61
+config CLK_RK3188
62
+	tristate "Rockchip RK3188 clock controller support"
63
+	depends on CPU_RK3188 || COMPILE_TEST
64
+	default y
65
+	help
66
+	  Build the driver for RK3188 Clock Driver.
67
+
68
+config CLK_RK322X
69
+	tristate "Rockchip RK322x clock controller support"
70
+	depends on CPU_RK322X || COMPILE_TEST
71
+	default y
72
+	help
73
+	  Build the driver for RK322x Clock Driver.
74
+
75
+config CLK_RK3288
76
+	tristate "Rockchip RK3288 clock controller support"
77
+	depends on CPU_RK3288 || COMPILE_TEST
78
+	default y
79
+	help
80
+	  Build the driver for RK3288 Clock Driver.
81
+
82
+config CLK_RK3308
83
+	tristate "Rockchip RK3308 clock controller support"
84
+	depends on CPU_RK3308 || COMPILE_TEST
85
+	default y
86
+	help
87
+	  Build the driver for RK3308 Clock Driver.
88
+
89
+config CLK_RK3328
90
+	tristate "Rockchip RK3328 clock controller support"
91
+	depends on CPU_RK3328 || COMPILE_TEST
92
+	default y
93
+	help
94
+	  Build the driver for RK3328 Clock Driver.
95
+
96
+config CLK_RK3368
97
+	tristate "Rockchip RK3368 clock controller support"
98
+	depends on CPU_RK3368 || COMPILE_TEST
99
+	default y
100
+	help
101
+	  Build the driver for RK3368 Clock Driver.
102
+
103
+config CLK_RK3399
104
+	tristate "Rockchip RK3399 clock controller support"
105
+	depends on CPU_RK3399 || COMPILE_TEST
106
+	default y
107
+	help
108
+	  Build the driver for RK3399 Clock Driver.
109
+
110
+config CLK_RK3528
111
+	tristate "Rockchip RK3528 clock controller support"
112
+	depends on CPU_RK3528 || COMPILE_TEST
113
+	default y
114
+	help
115
+	  Build the driver for RK3528 Clock Driver.
116
+
117
+config CLK_RK3562
118
+	tristate "Rockchip RK3562 clock controller support"
119
+	depends on CPU_RK3562 || COMPILE_TEST
120
+	default y
121
+	help
122
+	  Build the driver for RK3562 Clock Driver.
123
+
124
+config CLK_RK3568
125
+	tristate "Rockchip RK3568 clock controller support"
126
+	depends on CPU_RK3568 || COMPILE_TEST
127
+	default y
128
+	help
129
+	  Build the driver for RK3568 Clock Driver.
130
+
131
+config CLK_RK3588
132
+	tristate "Rockchip RK3588 clock controller support"
133
+	depends on CPU_RK3588 || COMPILE_TEST
134
+	default y
135
+	help
136
+	  Build the driver for RK3588 Clock Driver.
137
+
12
138
 config ROCKCHIP_CLK_COMPENSATION
13
139
 	bool "Rockchip Clk Compensation"
14
140
 	help
15
141
 	  Say y here to enable clk compensation(+/- 1000 ppm).
142
+
143
+config ROCKCHIP_CLK_LINK
144
+	tristate "Rockchip clock link support"
145
+	default CLK_RK3562 || CLK_RK3588
146
+	help
147
+	  Say y here to enable clock link for Rockchip.
16
148
 
17
149
 config ROCKCHIP_CLK_BOOST
18
150
 	bool "Rockchip Clk Boost"
..
..
@@ -22,33 +154,39 @@
22
154
 
23
155
 config ROCKCHIP_CLK_INV
24
156
 	bool "Rockchip Clk Inverter"
25
-	default y if !CPU_RV1126
157
+	default y if !CPU_RV1126 && !CPU_RV1106
26
158
 	help
27
159
 	  Say y here to enable clk Inverter.
28
160
 
161
+config ROCKCHIP_CLK_OUT
162
+	tristate "Rockchip Clk Out / Input Switch"
163
+	default y if !ROCKCHIP_MINI_KERNEL
164
+	help
165
+	  Say y here to enable clk out / input switch.
166
+
29
167
 config ROCKCHIP_CLK_PVTM
30
168
 	bool "Rockchip Clk Pvtm"
31
-	default y if !CPU_RV1126
169
+	default y if !CPU_RV1126 && !CPU_RV1106
32
170
 	help
33
171
 	  Say y here to enable clk pvtm.
34
172
 
35
-config ROCKCHIP_DCLK_DIV
36
-	bool "Rockchip Dclk Divider"
37
-	default y if !CPU_RV1126
38
-	help
39
-	  Say y here to enable dclk divider.
40
-
41
-config ROCKCHIP_DDRCLK_SCPI
42
-	bool "Rockchip DDR Clk SCPI"
43
-	default y if RK3368_SCPI_PROTOCOL
44
-	help
45
-	  Say y here to enable ddr clk scpi.
173
+config ROCKCHIP_DDRCLK
174
+	bool
46
175
 
47
176
 config ROCKCHIP_DDRCLK_SIP
48
177
 	bool "Rockchip DDR Clk SIP"
49
178
 	default y if CPU_RK3399
179
+	select ROCKCHIP_DDRCLK
50
180
 	help
51
181
 	  Say y here to enable ddr clk sip.
182
+
183
+config ROCKCHIP_DDRCLK_SIP_V2
184
+	bool "Rockchip DDR Clk SIP V2"
185
+	default y if CPU_PX30   || CPU_RK1808 || CPU_RK312X || CPU_RK322X || \
186
+		     CPU_RK3288 || CPU_RK3308 || CPU_RK3328 || CPU_RV1126
187
+	select ROCKCHIP_DDRCLK
188
+	help
189
+	  Say y here to enable ddr clk sip v2.
52
190
 
53
191
 config ROCKCHIP_PLL_RK3066
54
192
 	bool "Rockchip PLL Type RK3066"
..
..
@@ -59,9 +197,16 @@
59
197
 
60
198
 config ROCKCHIP_PLL_RK3399
61
199
 	bool "Rockchip PLL Type RK3399"
62
-	default y if CPU_RK3399 || CPU_RV110X
200
+	default y if CPU_RK3399 || CPU_RV1108
63
201
 	help
64
202
 	  Say y here to enable pll type is rk3399.
65
-endif
203
+
204
+config ROCKCHIP_PLL_RK3588
205
+	bool "Rockchip PLL Type RK3588"
206
+	default y if CPU_RK3588
207
+	help
208
+	  Say y here to enable pll type is rk3588.
66
209
 
67
210
 source "drivers/clk/rockchip/regmap/Kconfig"
211
+
212
+endif