| .. | .. |
|---|
| 135 | 135 | /* NetCP address range */ |
|---|
| 136 | 136 | ranges = <0 0x24000000 0x1000000>; |
|---|
| 137 | 137 | |
|---|
| 138 | | - clocks = <&clkpa>, <&clkcpgmac>, <&chipclk12>; |
|---|
| 139 | | - clock-names = "pa_clk", "ethss_clk", "cpts"; |
|---|
| 138 | + clocks = <&clkpa>, <&clkcpgmac>; |
|---|
| 139 | + clock-names = "pa_clk", "ethss_clk"; |
|---|
| 140 | 140 | dma-coherent; |
|---|
| 141 | 141 | |
|---|
| 142 | 142 | ti,navigator-dmas = <&dma_gbe 0>, |
|---|
| .. | .. |
|---|
| 156 | 156 | tx-queue = <896>; |
|---|
| 157 | 157 | tx-channel = "nettx"; |
|---|
| 158 | 158 | |
|---|
| 159 | + cpts { |
|---|
| 160 | + clocks = <&cpts_refclk_mux>; |
|---|
| 161 | + clock-names = "cpts"; |
|---|
| 162 | + |
|---|
| 163 | + cpts_refclk_mux: cpts-refclk-mux { |
|---|
| 164 | + #clock-cells = <0>; |
|---|
| 165 | + clocks = <&chipclk12>, <&chipclk13>, |
|---|
| 166 | + <&timi0>, <&timi1>, |
|---|
| 167 | + <&tsipclka>, <&tsrefclk>, |
|---|
| 168 | + <&tsipclkb>; |
|---|
| 169 | + ti,mux-tbl = <0x0>, <0x1>, <0x2>, |
|---|
| 170 | + <0x3>, <0x4>, <0x8>, <0xC>; |
|---|
| 171 | + assigned-clocks = <&cpts_refclk_mux>; |
|---|
| 172 | + assigned-clock-parents = <&chipclk12>; |
|---|
| 173 | + }; |
|---|
| 174 | + }; |
|---|
| 175 | + |
|---|
| 159 | 176 | interfaces { |
|---|
| 160 | 177 | gbe0: interface-0 { |
|---|
| 161 | 178 | slave-port = <0>; |
|---|