modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/drivers/net/wireless/realtek/rtlwifi/rtl8192c/phy_common.h
..
..
@@ -1,27 +1,5 @@
1
-/******************************************************************************
2
- *
3
- * Copyright(c) 2009-2012  Realtek Corporation.
4
- *
5
- * This program is free software; you can redistribute it and/or modify it
6
- * under the terms of version 2 of the GNU General Public License as
7
- * published by the Free Software Foundation.
8
- *
9
- * This program is distributed in the hope that it will be useful, but WITHOUT
10
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
11
- * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
12
- * more details.
13
- *
14
- * The full GNU General Public License is included in this distribution in the
15
- * file called LICENSE.
16
- *
17
- * Contact Information:
18
- * wlanfae <wlanfae@realtek.com>
19
- * Realtek Corporation, No. 2, Innovation Road II, Hsinchu Science Park,
20
- * Hsinchu 300, Taiwan.
21
- *
22
- * Larry Finger <Larry.Finger@lwfinger.net>
23
- *
24
- *****************************************************************************/
1
+/* SPDX-License-Identifier: GPL-2.0 */
2
+/* Copyright(c) 2009-2012  Realtek Corporation.*/
25
3
 
26
4
 #ifndef __RTL92C_PHY_COMMON_H__
27
5
 #define __RTL92C_PHY_COMMON_H__
..
..
@@ -44,9 +22,9 @@
44
22
 
45
23
 #define LOOP_LIMIT			5
46
24
 #define MAX_STALL_TIME			50
47
-#define AntennaDiversityValue		0x80
25
+#define ANTENNADIVERSITYVALUE		0x80
48
26
 #define MAX_TXPWR_IDX_NMODE_92S		63
49
-#define Reset_Cnt_Limit			3
27
+#define RESET_CNT_LIMIT			3
50
28
 
51
29
 #define IQK_ADDA_REG_NUM		16
52
30
 #define IQK_MAC_REG_NUM			4
..
..
@@ -242,7 +220,7 @@
242
220
 				 enum radio_path rfpath, u32 offset,
243
221
 				 u32 data);
244
222
 bool _rtl92c_phy_bb8192c_config_parafile(struct ieee80211_hw *hw);
245
-void _rtl92c_store_pwrIndex_diffrate_offset(struct ieee80211_hw *hw,
223
+void _rtl92c_store_pwrindex_diffrate_offset(struct ieee80211_hw *hw,
246
224
 					    u32 regaddr, u32 bitmask,
247
225
 					    u32 data);
248
226
 bool rtl92c_phy_set_io_cmd(struct ieee80211_hw *hw, enum io_type iotype);