modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/drivers/net/wireless/ath/regd.c
..
..
@@ -33,33 +33,33 @@
33
33
  */
34
34
 
35
35
 /* Only these channels all allow active scan on all world regulatory domains */
36
-#define ATH9K_2GHZ_CH01_11	REG_RULE(2412-10, 2462+10, 40, 0, 20, 0)
36
+#define ATH_2GHZ_CH01_11	REG_RULE(2412-10, 2462+10, 40, 0, 20, 0)
37
37
 
38
38
 /* We enable active scan on these a case by case basis by regulatory domain */
39
-#define ATH9K_2GHZ_CH12_13	REG_RULE(2467-10, 2472+10, 40, 0, 20,\
39
+#define ATH_2GHZ_CH12_13	REG_RULE(2467-10, 2472+10, 40, 0, 20,\
40
40
 					 NL80211_RRF_NO_IR)
41
-#define ATH9K_2GHZ_CH14		REG_RULE(2484-10, 2484+10, 40, 0, 20,\
41
+#define ATH_2GHZ_CH14		REG_RULE(2484-10, 2484+10, 40, 0, 20,\
42
42
 					 NL80211_RRF_NO_IR | \
43
43
 					 NL80211_RRF_NO_OFDM)
44
44
 
45
45
 /* We allow IBSS on these on a case by case basis by regulatory domain */
46
-#define ATH9K_5GHZ_5150_5350	REG_RULE(5150-10, 5350+10, 80, 0, 30,\
46
+#define ATH_5GHZ_5150_5350	REG_RULE(5150-10, 5350+10, 80, 0, 30,\
47
47
 					 NL80211_RRF_NO_IR)
48
-#define ATH9K_5GHZ_5470_5850	REG_RULE(5470-10, 5850+10, 80, 0, 30,\
48
+#define ATH_5GHZ_5470_5850	REG_RULE(5470-10, 5850+10, 80, 0, 30,\
49
49
 					 NL80211_RRF_NO_IR)
50
-#define ATH9K_5GHZ_5725_5850	REG_RULE(5725-10, 5850+10, 80, 0, 30,\
50
+#define ATH_5GHZ_5725_5850	REG_RULE(5725-10, 5850+10, 80, 0, 30,\
51
51
 					 NL80211_RRF_NO_IR)
52
52
 
53
-#define ATH9K_2GHZ_ALL		ATH9K_2GHZ_CH01_11, \
54
-				ATH9K_2GHZ_CH12_13, \
55
-				ATH9K_2GHZ_CH14
53
+#define ATH_2GHZ_ALL		ATH_2GHZ_CH01_11, \
54
+				ATH_2GHZ_CH12_13, \
55
+				ATH_2GHZ_CH14
56
56
 
57
-#define ATH9K_5GHZ_ALL		ATH9K_5GHZ_5150_5350, \
58
-				ATH9K_5GHZ_5470_5850
57
+#define ATH_5GHZ_ALL		ATH_5GHZ_5150_5350, \
58
+				ATH_5GHZ_5470_5850
59
59
 
60
60
 /* This one skips what we call "mid band" */
61
-#define ATH9K_5GHZ_NO_MIDBAND	ATH9K_5GHZ_5150_5350, \
62
-				ATH9K_5GHZ_5725_5850
61
+#define ATH_5GHZ_NO_MIDBAND	ATH_5GHZ_5150_5350, \
62
+				ATH_5GHZ_5725_5850
63
63
 
64
64
 /* Can be used for:
65
65
  * 0x60, 0x61, 0x62 */
..
..
@@ -67,8 +67,8 @@
67
67
 	.n_reg_rules = 5,
68
68
 	.alpha2 =  "99",
69
69
 	.reg_rules = {
70
-		ATH9K_2GHZ_ALL,
71
-		ATH9K_5GHZ_ALL,
70
+		ATH_2GHZ_ALL,
71
+		ATH_5GHZ_ALL,
72
72
 	}
73
73
 };
74
74
 
..
..
@@ -77,9 +77,9 @@
77
77
 	.n_reg_rules = 4,
78
78
 	.alpha2 =  "99",
79
79
 	.reg_rules = {
80
-		ATH9K_2GHZ_CH01_11,
81
-		ATH9K_2GHZ_CH12_13,
82
-		ATH9K_5GHZ_NO_MIDBAND,
80
+		ATH_2GHZ_CH01_11,
81
+		ATH_2GHZ_CH12_13,
82
+		ATH_5GHZ_NO_MIDBAND,
83
83
 	}
84
84
 };
85
85
 
..
..
@@ -88,8 +88,8 @@
88
88
 	.n_reg_rules = 3,
89
89
 	.alpha2 =  "99",
90
90
 	.reg_rules = {
91
-		ATH9K_2GHZ_CH01_11,
92
-		ATH9K_5GHZ_NO_MIDBAND,
91
+		ATH_2GHZ_CH01_11,
92
+		ATH_5GHZ_NO_MIDBAND,
93
93
 	}
94
94
 };
95
95
 
..
..
@@ -98,8 +98,8 @@
98
98
 	.n_reg_rules = 3,
99
99
 	.alpha2 =  "99",
100
100
 	.reg_rules = {
101
-		ATH9K_2GHZ_CH01_11,
102
-		ATH9K_5GHZ_ALL,
101
+		ATH_2GHZ_CH01_11,
102
+		ATH_5GHZ_ALL,
103
103
 	}
104
104
 };
105
105
 
..
..
@@ -108,9 +108,9 @@
108
108
 	.n_reg_rules = 4,
109
109
 	.alpha2 =  "99",
110
110
 	.reg_rules = {
111
-		ATH9K_2GHZ_CH01_11,
112
-		ATH9K_2GHZ_CH12_13,
113
-		ATH9K_5GHZ_ALL,
111
+		ATH_2GHZ_CH01_11,
112
+		ATH_2GHZ_CH12_13,
113
+		ATH_5GHZ_ALL,
114
114
 	}
115
115
 };
116
116