modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/drivers/memory/tegra/tegra30.c
..
..
@@ -1,9 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * Copyright (C) 2014 NVIDIA CORPORATION.  All rights reserved.
3
- *
4
- * This program is free software; you can redistribute it and/or modify
5
- * it under the terms of the GNU General Public License version 2 as
6
- * published by the Free Software Foundation.
7
4
  */
8
5
 
9
6
 #include <linux/of.h>
..
..
@@ -12,6 +9,27 @@
12
9
 #include <dt-bindings/memory/tegra30-mc.h>
13
10
 
14
11
 #include "mc.h"
12
+
13
+static const unsigned long tegra30_mc_emem_regs[] = {
14
+	MC_EMEM_ARB_CFG,
15
+	MC_EMEM_ARB_OUTSTANDING_REQ,
16
+	MC_EMEM_ARB_TIMING_RCD,
17
+	MC_EMEM_ARB_TIMING_RP,
18
+	MC_EMEM_ARB_TIMING_RC,
19
+	MC_EMEM_ARB_TIMING_RAS,
20
+	MC_EMEM_ARB_TIMING_FAW,
21
+	MC_EMEM_ARB_TIMING_RRD,
22
+	MC_EMEM_ARB_TIMING_RAP2PRE,
23
+	MC_EMEM_ARB_TIMING_WAP2PRE,
24
+	MC_EMEM_ARB_TIMING_R2R,
25
+	MC_EMEM_ARB_TIMING_W2W,
26
+	MC_EMEM_ARB_TIMING_R2W,
27
+	MC_EMEM_ARB_TIMING_W2R,
28
+	MC_EMEM_ARB_DA_TURNS,
29
+	MC_EMEM_ARB_DA_COVERS,
30
+	MC_EMEM_ARB_MISC0,
31
+	MC_EMEM_ARB_RING1_THROTTLE,
32
+};
15
33
 
16
34
 static const struct tegra_mc_client tegra30_mc_clients[] = {
17
35
 	{
..
..
@@ -726,7 +744,7 @@
726
744
 		},
727
745
 	}, {
728
746
 		.id = 0x34,
729
-		.name = "fdcwr2",
747
+		.name = "fdcdwr2",
730
748
 		.swgroup = TEGRA_SWGROUP_NV2,
731
749
 		.smmu = {
732
750
 			.reg = 0x22c,
..
..
@@ -934,16 +952,19 @@
934
952
 	{ .name = "isp",  .swgroup = TEGRA_SWGROUP_ISP,  .reg = 0x258 },
935
953
 };
936
954
 
937
-static const unsigned int tegra30_group_display[] = {
955
+static const unsigned int tegra30_group_drm[] = {
938
956
 	TEGRA_SWGROUP_DC,
939
957
 	TEGRA_SWGROUP_DCB,
958
+	TEGRA_SWGROUP_G2,
959
+	TEGRA_SWGROUP_NV,
960
+	TEGRA_SWGROUP_NV2,
940
961
 };
941
962
 
942
963
 static const struct tegra_smmu_group_soc tegra30_groups[] = {
943
964
 	{
944
-		.name = "display",
945
-		.swgroups = tegra30_group_display,
946
-		.num_swgroups = ARRAY_SIZE(tegra30_group_display),
965
+		.name = "drm",
966
+		.swgroups = tegra30_group_drm,
967
+		.num_swgroups = ARRAY_SIZE(tegra30_group_drm),
947
968
 	},
948
969
 };
949
970
 
..
..
@@ -997,9 +1018,11 @@
997
1018
 	.atom_size = 16,
998
1019
 	.client_id_mask = 0x7f,
999
1020
 	.smmu = &tegra30_smmu_soc,
1021
+	.emem_regs = tegra30_mc_emem_regs,
1022
+	.num_emem_regs = ARRAY_SIZE(tegra30_mc_emem_regs),
1000
1023
 	.intmask = MC_INT_INVALID_SMMU_PAGE | MC_INT_SECURITY_VIOLATION |
1001
1024
 		   MC_INT_DECERR_EMEM,
1002
-	.reset_ops = &terga_mc_reset_ops_common,
1025
+	.reset_ops = &tegra_mc_reset_ops_common,
1003
1026
 	.resets = tegra30_mc_resets,
1004
1027
 	.num_resets = ARRAY_SIZE(tegra30_mc_resets),
1005
1028
 };