modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/drivers/infiniband/hw/hns/hns_roce_cmd.h
..
..
@@ -53,6 +53,7 @@
53
53
 	HNS_ROCE_CMD_QUERY_QPC		= 0x42,
54
54
 
55
55
 	HNS_ROCE_CMD_MODIFY_CQC		= 0x52,
56
+	HNS_ROCE_CMD_QUERY_CQC		= 0x53,
56
57
 	/* CQC BT commands */
57
58
 	HNS_ROCE_CMD_WRITE_CQC_BT0	= 0x10,
58
59
 	HNS_ROCE_CMD_WRITE_CQC_BT1	= 0x11,
..
..
@@ -75,6 +76,10 @@
75
76
 	HNS_ROCE_CMD_DESTROY_MPT_BT1	= 0x29,
76
77
 	HNS_ROCE_CMD_DESTROY_MPT_BT2	= 0x2a,
77
78
 
79
+	/* CQC TIMER commands */
80
+	HNS_ROCE_CMD_WRITE_CQC_TIMER_BT0 = 0x23,
81
+	HNS_ROCE_CMD_READ_CQC_TIMER_BT0  = 0x27,
82
+
78
83
 	/* MPT commands */
79
84
 	HNS_ROCE_CMD_QUERY_MPT		= 0x62,
80
85
 
..
..
@@ -89,6 +94,10 @@
89
94
 	HNS_ROCE_CMD_DESTROY_SRQC_BT1	= 0x39,
90
95
 	HNS_ROCE_CMD_DESTROY_SRQC_BT2	= 0x3a,
91
96
 
97
+	/* QPC TIMER commands */
98
+	HNS_ROCE_CMD_WRITE_QPC_TIMER_BT0 = 0x33,
99
+	HNS_ROCE_CMD_READ_QPC_TIMER_BT0  = 0x37,
100
+
92
101
 	/* EQC commands */
93
102
 	HNS_ROCE_CMD_CREATE_AEQC	= 0x80,
94
103
 	HNS_ROCE_CMD_MODIFY_AEQC	= 0x81,
..
..
@@ -98,16 +107,20 @@
98
107
 	HNS_ROCE_CMD_MODIFY_CEQC	= 0x91,
99
108
 	HNS_ROCE_CMD_QUERY_CEQC		= 0x92,
100
109
 	HNS_ROCE_CMD_DESTROY_CEQC	= 0x93,
110
+
111
+	/* SCC CTX BT commands */
112
+	HNS_ROCE_CMD_READ_SCCC_BT0	= 0xa4,
113
+	HNS_ROCE_CMD_WRITE_SCCC_BT0	= 0xa5,
101
114
 };
102
115
 
103
116
 enum {
104
117
 	/* TPT commands */
105
-	HNS_ROCE_CMD_SW2HW_MPT		= 0xd,
106
-	HNS_ROCE_CMD_HW2SW_MPT		= 0xf,
118
+	HNS_ROCE_CMD_CREATE_MPT		= 0xd,
119
+	HNS_ROCE_CMD_DESTROY_MPT	= 0xf,
107
120
 
108
121
 	/* CQ commands */
109
-	HNS_ROCE_CMD_SW2HW_CQ		= 0x16,
110
-	HNS_ROCE_CMD_HW2SW_CQ		= 0x17,
122
+	HNS_ROCE_CMD_CREATE_CQC		= 0x16,
123
+	HNS_ROCE_CMD_DESTROY_CQC	= 0x17,
111
124
 
112
125
 	/* QP/EE commands */
113
126
 	HNS_ROCE_CMD_RST2INIT_QP	= 0x19,
..
..
@@ -116,18 +129,22 @@
116
129
 	HNS_ROCE_CMD_RTS2RTS_QP		= 0x1c,
117
130
 	HNS_ROCE_CMD_2ERR_QP		= 0x1e,
118
131
 	HNS_ROCE_CMD_RTS2SQD_QP		= 0x1f,
119
-	HNS_ROCE_CMD_SQD2SQD_QP		= 0x38,
120
132
 	HNS_ROCE_CMD_SQD2RTS_QP		= 0x20,
121
133
 	HNS_ROCE_CMD_2RST_QP		= 0x21,
122
134
 	HNS_ROCE_CMD_QUERY_QP		= 0x22,
135
+	HNS_ROCE_CMD_SQD2SQD_QP		= 0x38,
136
+	HNS_ROCE_CMD_CREATE_SRQ		= 0x70,
137
+	HNS_ROCE_CMD_MODIFY_SRQC	= 0x72,
138
+	HNS_ROCE_CMD_QUERY_SRQC		= 0x73,
139
+	HNS_ROCE_CMD_DESTROY_SRQ	= 0x74,
123
140
 };
124
141
 
125
142
 int hns_roce_cmd_mbox(struct hns_roce_dev *hr_dev, u64 in_param, u64 out_param,
126
143
 		      unsigned long in_modifier, u8 op_modifier, u16 op,
127
144
 		      unsigned long timeout);
128
145
 
129
-struct hns_roce_cmd_mailbox
130
-	*hns_roce_alloc_cmd_mailbox(struct hns_roce_dev *hr_dev);
146
+struct hns_roce_cmd_mailbox *
147
+hns_roce_alloc_cmd_mailbox(struct hns_roce_dev *hr_dev);
131
148
 void hns_roce_free_cmd_mailbox(struct hns_roce_dev *hr_dev,
132
149
 			       struct hns_roce_cmd_mailbox *mailbox);
133
150