forked from ~ljy/RK356X_SDK_RELEASE

hc
2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e
kernel/drivers/gpu/drm/rockchip/cdn-dp-reg.h
....@@ -1,15 +1,7 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
12 /*
23 * Copyright (C) Fuzhou Rockchip Electronics Co.Ltd
34 * Author: Chris Zhong <zyw@rock-chips.com>
4
- *
5
- * This software is licensed under the terms of the GNU General Public
6
- * License version 2, as published by the Free Software Foundation, and
7
- * may be copied, distributed, and modified under those terms.
8
- *
9
- * This program is distributed in the hope that it will be useful,
10
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
11
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
12
- * GNU General Public License for more details.
135 */
146
157 #ifndef _CDN_DP_REG_H
....@@ -17,7 +9,6 @@
179
1810 #include <linux/bitops.h>
1911 #include <linux/phy/phy.h>
20
-#include <linux/phy/phy-rockchip-typec.h>
2112
2213 #define ADDR_IMEM 0x10000
2314 #define ADDR_DMEM 0x20000
....@@ -430,18 +421,6 @@
430421 #define SPDIF_JITTER_THRSH(x) (((x) & 0xff) << 3)
431422 #define SPDIF_JITTER_AVG_WIN(x) ((x) & 0x7)
432423
433
-/* SOURCE_PIF_WR_REQ */
434
-#define HOST_WR BIT(0)
435
-
436
-/* SOURCE_PIF_PKT_ALLOC_REG */
437
-#define ACTIVE_IDLE_TYPE(x) (((x) & 0x1) << 17)
438
-#define TYPE_VALID BIT(16)
439
-#define PACKET_TYPE(x) (((x) & 0xff) << 8)
440
-#define PKT_ALLOC_ADDRESS(x) (((x) & 0xf) << 0)
441
-
442
-/* SOURCE_PIF_PKT_ALLOC_WR_EN */
443
-#define PKT_ALLOC_WR_EN BIT(0)
444
-
445424 /* Reference cycles when using lane clock as reference */
446425 #define LANE_REF_CYC 0x8000
447426
....@@ -539,6 +518,4 @@
539518 int cdn_dp_audio_mute(struct cdn_dp_device *dp, bool enable);
540519 int cdn_dp_audio_config(struct cdn_dp_device *dp, struct audio_info *audio);
541520 int cdn_dp_software_train_link(struct cdn_dp_device *dp);
542
-void cdn_dp_infoframe_set(struct cdn_dp_device *dp, int entry_id, u8 *buf,
543
- u32 len, int type);
544521 #endif /* _CDN_DP_REG_H */