.. | .. |
---|
| 1 | +// SPDX-License-Identifier: GPL-2.0-only |
---|
1 | 2 | /* |
---|
2 | 3 | * Copyright (c) 2016, The Linux Foundation. All rights reserved. |
---|
3 | | - * |
---|
4 | | - * This program is free software; you can redistribute it and/or modify |
---|
5 | | - * it under the terms of the GNU General Public License version 2 and |
---|
6 | | - * only version 2 as published by the Free Software Foundation. |
---|
7 | | - * |
---|
8 | | - * This program is distributed in the hope that it will be useful, |
---|
9 | | - * but WITHOUT ANY WARRANTY; without even the implied warranty of |
---|
10 | | - * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the |
---|
11 | | - * GNU General Public License for more details. |
---|
12 | 4 | */ |
---|
13 | 5 | |
---|
14 | 6 | #include <linux/of_device.h> |
---|
.. | .. |
---|
37 | 29 | reg = devm_regulator_get(dev, cfg->reg_names[i]); |
---|
38 | 30 | if (IS_ERR(reg)) { |
---|
39 | 31 | ret = PTR_ERR(reg); |
---|
40 | | - dev_err(dev, "failed to get phy regulator: %s (%d)\n", |
---|
41 | | - cfg->reg_names[i], ret); |
---|
| 32 | + if (ret != -EPROBE_DEFER) { |
---|
| 33 | + DRM_DEV_ERROR(dev, |
---|
| 34 | + "failed to get phy regulator: %s (%d)\n", |
---|
| 35 | + cfg->reg_names[i], ret); |
---|
| 36 | + } |
---|
| 37 | + |
---|
42 | 38 | return ret; |
---|
43 | 39 | } |
---|
44 | 40 | |
---|
.. | .. |
---|
51 | 47 | clk = msm_clk_get(phy->pdev, cfg->clk_names[i]); |
---|
52 | 48 | if (IS_ERR(clk)) { |
---|
53 | 49 | ret = PTR_ERR(clk); |
---|
54 | | - dev_err(dev, "failed to get phy clock: %s (%d)\n", |
---|
| 50 | + DRM_DEV_ERROR(dev, "failed to get phy clock: %s (%d)\n", |
---|
55 | 51 | cfg->clk_names[i], ret); |
---|
56 | 52 | return ret; |
---|
57 | 53 | } |
---|
.. | .. |
---|
73 | 69 | for (i = 0; i < cfg->num_regs; i++) { |
---|
74 | 70 | ret = regulator_enable(phy->regs[i]); |
---|
75 | 71 | if (ret) |
---|
76 | | - dev_err(dev, "failed to enable regulator: %s (%d)\n", |
---|
| 72 | + DRM_DEV_ERROR(dev, "failed to enable regulator: %s (%d)\n", |
---|
77 | 73 | cfg->reg_names[i], ret); |
---|
78 | 74 | } |
---|
79 | 75 | |
---|
80 | 76 | for (i = 0; i < cfg->num_clks; i++) { |
---|
81 | 77 | ret = clk_prepare_enable(phy->clks[i]); |
---|
82 | 78 | if (ret) |
---|
83 | | - dev_err(dev, "failed to enable clock: %s (%d)\n", |
---|
| 79 | + DRM_DEV_ERROR(dev, "failed to enable clock: %s (%d)\n", |
---|
84 | 80 | cfg->clk_names[i], ret); |
---|
85 | 81 | } |
---|
86 | 82 | |
---|
.. | .. |
---|
159 | 155 | |
---|
160 | 156 | phy->mmio = msm_ioremap(pdev, "hdmi_phy", "HDMI_PHY"); |
---|
161 | 157 | if (IS_ERR(phy->mmio)) { |
---|
162 | | - dev_err(dev, "%s: failed to map phy base\n", __func__); |
---|
| 158 | + DRM_DEV_ERROR(dev, "%s: failed to map phy base\n", __func__); |
---|
163 | 159 | return -ENOMEM; |
---|
164 | 160 | } |
---|
165 | 161 | |
---|
.. | .. |
---|
177 | 173 | |
---|
178 | 174 | ret = msm_hdmi_phy_pll_init(pdev, phy->cfg->type); |
---|
179 | 175 | if (ret) { |
---|
180 | | - dev_err(dev, "couldn't init PLL\n"); |
---|
| 176 | + DRM_DEV_ERROR(dev, "couldn't init PLL\n"); |
---|
181 | 177 | msm_hdmi_phy_resource_disable(phy); |
---|
182 | 178 | return ret; |
---|
183 | 179 | } |
---|