modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt
..
..
@@ -4,11 +4,16 @@
4
4
 Each UFS controller instance should have its own node.
5
5
 
6
6
 Required properties:
7
-- compatible		: must contain "jedec,ufs-1.1" or "jedec,ufs-2.0", may
8
-			  also list one or more of the following:
9
-					  "qcom,msm8994-ufshc"
10
-					  "qcom,msm8996-ufshc"
11
-					  "qcom,ufshc"
7
+- compatible		: must contain "jedec,ufs-1.1" or "jedec,ufs-2.0"
8
+
9
+			  For Qualcomm SoCs must contain, as below, an
10
+			  SoC-specific compatible along with "qcom,ufshc" and
11
+			  the appropriate jedec string:
12
+			    "qcom,msm8994-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
13
+			    "qcom,msm8996-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
14
+			    "qcom,msm8998-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
15
+			    "qcom,sdm845-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
16
+			    "qcom,sm8150-ufshc", "qcom,ufshc", "jedec,ufs-2.0"
12
17
 - interrupts        : <interrupt mapping for UFS host controller IRQ>
13
18
 - reg               : <registers mapping>
14
19
 
..
..
@@ -28,11 +33,16 @@
28
33
 - vcc-max-microamp      : specifies max. load that can be drawn from vcc supply
29
34
 - vccq-max-microamp     : specifies max. load that can be drawn from vccq supply
30
35
 - vccq2-max-microamp    : specifies max. load that can be drawn from vccq2 supply
31
-- <name>-fixed-regulator : boolean property specifying that <name>-supply is a fixed regulator
32
36
 
33
37
 - clocks                : List of phandle and clock specifier pairs
34
38
 - clock-names           : List of clock input name strings sorted in the same
35
39
                           order as the clocks property.
40
+			  "ref_clk" indicates reference clock frequency.
41
+			  UFS host supplies reference clock to UFS device and UFS device
42
+			  specification allows host to provide one of the 4 frequencies (19.2 MHz,
43
+			  26 MHz, 38.4 MHz, 52MHz) for reference clock. This "ref_clk" entry is
44
+			  parsed and used to update the reference clock setting in device.
45
+			  Defaults to 26 MHz(as per specification) if not specified by host.
36
46
 - freq-table-hz		: Array of <min max> operating frequencies stored in the same
37
47
                           order as the clocks property. If this property is not
38
48
 			  defined or a value in the array is "0" then it is assumed
..
..
@@ -41,8 +51,12 @@
41
51
 -lanes-per-direction	: number of lanes available per direction - either 1 or 2.
42
52
 			  Note that it is assume same number of lanes is used both
43
53
 			  directions at once. If not specified, default is 2 lanes per direction.
54
+- #reset-cells		: Must be <1> for Qualcomm UFS controllers that expose
55
+			  PHY reset from the UFS controller.
44
56
 - resets            : reset node register
45
57
 - reset-names       : describe reset node register, the "rst" corresponds to reset the whole UFS IP.
58
+- reset-gpios       : A phandle and gpio specifier denoting the GPIO connected
59
+		      to the RESET pin of the UFS memory device.
46
60
 
47
61
 Note: If above properties are not defined it can be assumed that the supply
48
62
 regulators or clocks are always on.
..
..
@@ -54,7 +68,6 @@
54
68
 		interrupts = <0 28 0>;
55
69
 
56
70
 		vdd-hba-supply = <&xxx_reg0>;
57
-		vdd-hba-fixed-regulator;
58
71
 		vcc-supply = <&xxx_reg1>;
59
72
 		vcc-supply-1p8;
60
73
 		vccq-supply = <&xxx_reg2>;
..
..
@@ -70,4 +83,5 @@
70
83
 		reset-names = "rst";
71
84
 		phys = <&ufsphy1>;
72
85
 		phy-names = "ufsphy";
86
+		#reset-cells = <1>;
73
87
 	};