.. | .. |
---|
29 | 29 | - vdda-pll-max-microamp : specifies max. load that can be drawn from pll supply |
---|
30 | 30 | - vddp-ref-clk-supply : phandle to UFS device ref_clk pad power supply |
---|
31 | 31 | - vddp-ref-clk-max-microamp : specifies max. load that can be drawn from this supply |
---|
| 32 | +- resets : specifies the PHY reset in the UFS controller |
---|
32 | 33 | |
---|
33 | 34 | Example: |
---|
34 | 35 | |
---|
.. | .. |
---|
51 | 52 | <&clock_gcc clk_ufs_phy_ldo>, |
---|
52 | 53 | <&clock_gcc clk_gcc_ufs_tx_cfg_clk>, |
---|
53 | 54 | <&clock_gcc clk_gcc_ufs_rx_cfg_clk>; |
---|
| 55 | + resets = <&ufshc 0>; |
---|
54 | 56 | }; |
---|
55 | 57 | |
---|
56 | | - ufshc@fc598000 { |
---|
| 58 | + ufshc: ufshc@fc598000 { |
---|
| 59 | + #reset-cells = <1>; |
---|
57 | 60 | ... |
---|
58 | 61 | phys = <&ufsphy1>; |
---|
59 | 62 | phy-names = "ufsphy"; |
---|