modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/Documentation/devicetree/bindings/net/socfpga-dwmac.txt
..
..
@@ -6,11 +6,17 @@
6
6
 The device node has additional properties:
7
7
 
8
8
 Required properties:
9
- - compatible	: Should contain "altr,socfpga-stmmac" along with
10
-		  "snps,dwmac" and any applicable more detailed
9
+ - compatible	: For Cyclone5/Arria5 SoCs it should contain
10
+		  "altr,socfpga-stmmac". For Arria10/Agilex/Stratix10 SoCs
11
+		  "altr,socfpga-stmmac-a10-s10".
12
+		  Along with "snps,dwmac" and any applicable more detailed
11
13
 		  designware version numbers documented in stmmac.txt
12
14
  - altr,sysmgr-syscon : Should be the phandle to the system manager node that
13
15
    encompasses the glue register, the register offset, and the register shift.
16
+   On Cyclone5/Arria5, the register shift represents the PHY mode bits, while
17
+   on the Arria10/Stratix10/Agilex platforms, the register shift represents
18
+   bit for each emac to enable/disable signals from the FPGA fabric to the
19
+   EMAC modules.
14
20
  - altr,f2h_ptp_ref_clk use f2h_ptp_ref_clk instead of default eosc1 clock
15
21
    for ptp ref clk. This affects all emacs as the clock is common.
16
22