modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/Documentation/devicetree/bindings/mtd/cadence-quadspi.txt
..
..
@@ -4,6 +4,7 @@
4
4
 - compatible : should be one of the following:
5
5
 	Generic default - "cdns,qspi-nor".
6
6
 	For TI 66AK2G SoC - "ti,k2g-qspi", "cdns,qspi-nor".
7
+	For TI AM654 SoC  - "ti,am654-ospi", "cdns,qspi-nor".
7
8
 - reg : Contains two entries, each of which is a tuple consisting of a
8
9
 	physical address and length. The first entry is the address and
9
10
 	length of the controller register set. The second entry is the
..
..
@@ -34,6 +35,9 @@
34
35
 		  (qspi_n_ss_out).
35
36
 - cdns,tslch-ns : Delay in nanoseconds between setting qspi_n_ss_out low
36
37
                   and first bit transfer.
38
+- resets	: Must contain an entry for each entry in reset-names.
39
+		  See ../reset/reset.txt for details.
40
+- reset-names	: Must include either "qspi" and/or "qspi-ocp".
37
41
 
38
42
 Example:
39
43
 
..
..
@@ -49,6 +53,8 @@
49
53
 		cdns,fifo-depth = <128>;
50
54
 		cdns,fifo-width = <4>;
51
55
 		cdns,trigger-address = <0x00000000>;
56
+		resets = <&rst QSPI_RESET>, <&rst QSPI_OCP_RESET>;
57
+		reset-names = "qspi", "qspi-ocp";
52
58
 
53
59
 		flash0: n25q00@0 {
54
60
 			...