modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/Documentation/devicetree/bindings/mtd/brcm,brcmnand.txt
..
..
@@ -20,6 +20,8 @@
20
20
                      "brcm,brcmnand" and an appropriate version compatibility
21
21
                      string, like "brcm,brcmnand-v7.0"
22
22
                      Possible values:
23
+                         brcm,brcmnand-v2.1
24
+                         brcm,brcmnand-v2.2
23
25
                          brcm,brcmnand-v4.0
24
26
                          brcm,brcmnand-v5.0
25
27
                          brcm,brcmnand-v6.0
..
..
@@ -28,17 +30,18 @@
28
30
                          brcm,brcmnand-v7.0
29
31
                          brcm,brcmnand-v7.1
30
32
                          brcm,brcmnand-v7.2
33
+                         brcm,brcmnand-v7.3
31
34
                          brcm,brcmnand
32
35
 - reg              : the register start and length for NAND register region.
33
36
                      (optional) Flash DMA register range (if present)
34
37
                      (optional) NAND flash cache range (if at non-standard offset)
35
38
 - reg-names        : a list of the names corresponding to the previous register
36
39
                      ranges. Should contain "nand" and (optionally)
37
-                     "flash-dma" and/or "nand-cache".
38
-- interrupts       : The NAND CTLRDY interrupt and (if Flash DMA is available)
39
-                     FLASH_DMA_DONE
40
-- interrupt-names  : May be "nand_ctlrdy" or "flash_dma_done", if broken out as
41
-                     individual interrupts.
40
+                     "flash-dma" or "flash-edu" and/or "nand-cache".
41
+- interrupts       : The NAND CTLRDY interrupt, (if Flash DMA is available)
42
+                     FLASH_DMA_DONE and if EDU is avaialble and used FLASH_EDU_DONE
43
+- interrupt-names  : May be "nand_ctlrdy" or "flash_dma_done" or "flash_edu_done",
44
+                     if broken out as individual interrupts.
42
45
                      May be "nand", if the SoC has the individual NAND
43
46
                      interrupts multiplexed behind another custom piece of
44
47
                      hardware
..
..
@@ -101,12 +104,12 @@
101
104
                               number (e.g., 0, 1, 2, etc.)
102
105
 - #address-cells            : see partition.txt
103
106
 - #size-cells               : see partition.txt
104
-- nand-ecc-strength         : see nand.txt
105
-- nand-ecc-step-size        : must be 512 or 1024. See nand.txt
106
107
 
107
108
 Optional properties:
109
+- nand-ecc-strength         : see nand-controller.yaml
110
+- nand-ecc-step-size        : must be 512 or 1024. See nand-controller.yaml
108
111
 - nand-on-flash-bbt         : boolean, to enable the on-flash BBT for this
109
-                              chip-select. See nand.txt
112
+                              chip-select. See nand-controller.yaml
110
113
 - brcm,nand-oob-sector-size : integer, to denote the spare area sector size
111
114
                               expected for the ECC layout in use. This size, in
112
115
                               addition to the strength and step-size,