modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/Documentation/devicetree/bindings/media/mediatek-vcodec.txt
..
..
@@ -4,8 +4,9 @@
4
4
 supports high resolution encoding and decoding functionalities.
5
5
 
6
6
 Required properties:
7
-- compatible : "mediatek,mt8173-vcodec-enc" for encoder
8
-  "mediatek,mt8173-vcodec-dec" for decoder.
7
+- compatible : "mediatek,mt8173-vcodec-enc" for MT8173 encoder
8
+  "mediatek,mt8183-vcodec-enc" for MT8183 encoder.
9
+  "mediatek,mt8173-vcodec-dec" for MT8173 decoder.
9
10
 - reg : Physical base address of the video codec registers and length of
10
11
   memory mapped region.
11
12
 - interrupts : interrupt number to the cpu.
..
..
@@ -17,9 +18,11 @@
17
18
   "univpll_d2", "clk_cci400_sel", "vdec_sel", "vdecpll", "vencpll",
18
19
   "venc_lt_sel", "vdec_bus_clk_src".
19
20
 - iommus : should point to the respective IOMMU block with master port as
20
-  argument, see Documentation/devicetree/bindings/iommu/mediatek,iommu.txt
21
+  argument, see Documentation/devicetree/bindings/iommu/mediatek,iommu.yaml
21
22
   for details.
22
-- mediatek,vpu : the node of video processor unit
23
+One of the two following nodes:
24
+- mediatek,vpu : the node of the video processor unit, if using VPU.
25
+- mediatek,scp : the node of the SCP unit, if using SCP.
23
26
 
24
27
 
25
28
 Example:
..
..
@@ -66,6 +69,15 @@
66
69
                   "vencpll",
67
70
                   "venc_lt_sel",
68
71
                   "vdec_bus_clk_src";
72
+    assigned-clocks = <&topckgen CLK_TOP_VENC_LT_SEL>,
73
+                      <&topckgen CLK_TOP_CCI400_SEL>,
74
+                      <&topckgen CLK_TOP_VDEC_SEL>,
75
+                      <&apmixedsys CLK_APMIXED_VCODECPLL>,
76
+                      <&apmixedsys CLK_APMIXED_VENCPLL>;
77
+    assigned-clock-parents = <&topckgen CLK_TOP_VCODECPLL_370P5>,
78
+                             <&topckgen CLK_TOP_UNIVPLL_D2>,
79
+                             <&topckgen CLK_TOP_VCODECPLL>;
80
+    assigned-clock-rates = <0>, <0>, <0>, <1482000000>, <800000000>;
69
81
   };
70
82
 
71
83
   vcodec_enc: vcodec@18002000 {
..
..
@@ -105,4 +117,8 @@
105
117
                   "venc_sel",
106
118
                   "venc_lt_sel_src",
107
119
                   "venc_lt_sel";
120
+    assigned-clocks = <&topckgen CLK_TOP_VENC_SEL>,
121
+                      <&topckgen CLK_TOP_VENC_LT_SEL>;
122
+    assigned-clock-parents = <&topckgen CLK_TOP_VENCPLL_D2>,
123
+                             <&topckgen CLK_TOP_UNIVPLL1_D2>;
108
124
   };