.. | .. |
---|
1 | | -Analog Device AXI-DMAC DMA controller |
---|
| 1 | +Analog Devices AXI-DMAC DMA controller |
---|
2 | 2 | |
---|
3 | 3 | Required properties: |
---|
4 | 4 | - compatible: Must be "adi,axi-dmac-1.00.a". |
---|
.. | .. |
---|
18 | 18 | |
---|
19 | 19 | Required channel sub-node properties: |
---|
20 | 20 | - reg: Which channel this node refers to. |
---|
21 | | - - adi,length-width: Width of the DMA transfer length register. |
---|
22 | 21 | - adi,source-bus-width, |
---|
23 | 22 | adi,destination-bus-width: Width of the source or destination bus in bits. |
---|
24 | 23 | - adi,source-bus-type, |
---|
.. | .. |
---|
28 | 27 | 1 (AXI_DMAC_TYPE_AXI_STREAM): Streaming AXI interface |
---|
29 | 28 | 2 (AXI_DMAC_TYPE_AXI_FIFO): FIFO interface |
---|
30 | 29 | |
---|
31 | | -Optional channel properties: |
---|
| 30 | +Deprecated optional channel properties: |
---|
| 31 | + - adi,length-width: Width of the DMA transfer length register. |
---|
32 | 32 | - adi,cyclic: Must be set if the channel supports hardware cyclic DMA |
---|
33 | 33 | transfers. |
---|
34 | 34 | - adi,2d: Must be set if the channel supports hardware 2D DMA transfers. |
---|