modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/Documentation/devicetree/bindings/display/renesas,du.txt
..
..
@@ -3,8 +3,15 @@
3
3
 Required Properties:
4
4
 
5
5
   - compatible: must be one of the following.
6
+    - "renesas,du-r8a7742" for R8A7742 (RZ/G1H) compatible DU
6
7
     - "renesas,du-r8a7743" for R8A7743 (RZ/G1M) compatible DU
8
+    - "renesas,du-r8a7744" for R8A7744 (RZ/G1N) compatible DU
7
9
     - "renesas,du-r8a7745" for R8A7745 (RZ/G1E) compatible DU
10
+    - "renesas,du-r8a77470" for R8A77470 (RZ/G1C) compatible DU
11
+    - "renesas,du-r8a774a1" for R8A774A1 (RZ/G2M) compatible DU
12
+    - "renesas,du-r8a774b1" for R8A774B1 (RZ/G2N) compatible DU
13
+    - "renesas,du-r8a774c0" for R8A774C0 (RZ/G2E) compatible DU
14
+    - "renesas,du-r8a774e1" for R8A774E1 (RZ/G2H) compatible DU
8
15
     - "renesas,du-r8a7779" for R8A7779 (R-Car H1) compatible DU
9
16
     - "renesas,du-r8a7790" for R8A7790 (R-Car H2) compatible DU
10
17
     - "renesas,du-r8a7791" for R8A7791 (R-Car M2-W) compatible DU
..
..
@@ -13,8 +20,11 @@
13
20
     - "renesas,du-r8a7794" for R8A7794 (R-Car E2) compatible DU
14
21
     - "renesas,du-r8a7795" for R8A7795 (R-Car H3) compatible DU
15
22
     - "renesas,du-r8a7796" for R8A7796 (R-Car M3-W) compatible DU
23
+    - "renesas,du-r8a77961" for R8A77961 (R-Car M3-W+) compatible DU
16
24
     - "renesas,du-r8a77965" for R8A77965 (R-Car M3-N) compatible DU
17
25
     - "renesas,du-r8a77970" for R8A77970 (R-Car V3M) compatible DU
26
+    - "renesas,du-r8a77980" for R8A77980 (R-Car V3H) compatible DU
27
+    - "renesas,du-r8a77990" for R8A77990 (R-Car E3) compatible DU
18
28
     - "renesas,du-r8a77995" for R8A77995 (R-Car D3) compatible DU
19
29
 
20
30
   - reg: the memory-mapped I/O registers base address and length
..
..
@@ -34,10 +44,22 @@
34
44
       supplied they must be named "dclkin.x" with "x" being the input clock
35
45
       numerical index.
36
46
 
37
-  - vsps: A list of phandle and channel index tuples to the VSPs that handle
38
-    the memory interfaces for the DU channels. The phandle identifies the VSP
39
-    instance that serves the DU channel, and the channel index identifies the
40
-    LIF instance in that VSP.
47
+  - renesas,cmms: A list of phandles to the CMM instances present in the SoC,
48
+    one for each available DU channel. The property shall not be specified for
49
+    SoCs that do not provide any CMM (such as V3M and V3H).
50
+
51
+  - renesas,vsps: A list of phandle and channel index tuples to the VSPs that
52
+    handle the memory interfaces for the DU channels. The phandle identifies the
53
+    VSP instance that serves the DU channel, and the channel index identifies
54
+    the LIF instance in that VSP.
55
+
56
+Optional properties:
57
+  - resets: A list of phandle + reset-specifier pairs, one for each entry in
58
+    the reset-names property.
59
+  - reset-names: Names of the resets. This property is model-dependent.
60
+    - All but R8A7779 use one reset for a group of one or more successive
61
+      channels. The resets must be named "du.x" with "x" being the numerical
62
+      index of the lowest channel in the group.
41
63
 
42
64
 Required nodes:
43
65
 
..
..
@@ -49,8 +71,15 @@
49
71
 
50
72
                         Port0          Port1          Port2          Port3
51
73
 -----------------------------------------------------------------------------
74
+ R8A7742 (RZ/G1H)       DPAD 0         LVDS 0         LVDS 1         -
52
75
  R8A7743 (RZ/G1M)       DPAD 0         LVDS 0         -              -
76
+ R8A7744 (RZ/G1N)       DPAD 0         LVDS 0         -              -
53
77
  R8A7745 (RZ/G1E)       DPAD 0         DPAD 1         -              -
78
+ R8A77470 (RZ/G1C)      DPAD 0         DPAD 1         LVDS 0         -
79
+ R8A774A1 (RZ/G2M)      DPAD 0         HDMI 0         LVDS 0         -
80
+ R8A774B1 (RZ/G2N)      DPAD 0         HDMI 0         LVDS 0         -
81
+ R8A774C0 (RZ/G2E)      DPAD 0         LVDS 0         LVDS 1         -
82
+ R8A774E1 (RZ/G2H)      DPAD 0         HDMI 0         LVDS 0         -
54
83
  R8A7779 (R-Car H1)     DPAD 0         DPAD 1         -              -
55
84
  R8A7790 (R-Car H2)     DPAD 0         LVDS 0         LVDS 1         -
56
85
  R8A7791 (R-Car M2-W)   DPAD 0         LVDS 0         -              -
..
..
@@ -59,8 +88,11 @@
59
88
  R8A7794 (R-Car E2)     DPAD 0         DPAD 1         -              -
60
89
  R8A7795 (R-Car H3)     DPAD 0         HDMI 0         HDMI 1         LVDS 0
61
90
  R8A7796 (R-Car M3-W)   DPAD 0         HDMI 0         LVDS 0         -
91
+ R8A77961 (R-Car M3-W+) DPAD 0         HDMI 0         LVDS 0         -
62
92
  R8A77965 (R-Car M3-N)  DPAD 0         HDMI 0         LVDS 0         -
63
93
  R8A77970 (R-Car V3M)   DPAD 0         LVDS 0         -              -
94
+ R8A77980 (R-Car V3H)   DPAD 0         LVDS 0         -              -
95
+ R8A77990 (R-Car E3)    DPAD 0         LVDS 0         LVDS 1         -
64
96
  R8A77995 (R-Car D3)    DPAD 0         LVDS 0         LVDS 1         -
65
97
 
66
98
 
..
..
@@ -78,7 +110,10 @@
78
110
 			 <&cpg CPG_MOD 722>,
79
111
 			 <&cpg CPG_MOD 721>;
80
112
 		clock-names = "du.0", "du.1", "du.2", "du.3";
81
-		vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>, <&vspd0 1>;
113
+		resets = <&cpg 724>, <&cpg 722>;
114
+		reset-names = "du.0", "du.2";
115
+		renesas,cmms = <&cmm0>, <&cmm1>, <&cmm2>, <&cmm3>;
116
+		renesas,vsps = <&vspd0 0>, <&vspd1 0>, <&vspd2 0>, <&vspd0 1>;
82
117
 
83
118
 		ports {
84
119
 			#address-cells = <1>;