modify sin led gpio

hc

2024-05-13 9d77db3c730780c8ef5ccd4b66403ff5675cfe4e

 kernel/Documentation/devicetree/bindings/display/mediatek/mediatek,dsi.txt
..
..
@@ -7,7 +7,7 @@
7
7
 
8
8
 Required properties:
9
9
 - compatible: "mediatek,<chip>-dsi"
10
-  the supported chips are mt2701 and mt8173.
10
+- the supported chips are mt2701, mt7623, mt8173 and mt8183.
11
11
 - reg: Physical base address and length of the controller's registers
12
12
 - interrupts: The interrupt signal from the function block.
13
13
 - clocks: device clocks
..
..
@@ -26,12 +26,19 @@
26
26
 
27
27
 Required properties:
28
28
 - compatible: "mediatek,<chip>-mipi-tx"
29
-  the supported chips are mt2701 and mt8173.
29
+- the supported chips are mt2701, 7623, mt8173 and mt8183.
30
30
 - reg: Physical base address and length of the controller's registers
31
31
 - clocks: PLL reference clock
32
32
 - clock-output-names: name of the output clock line to the DSI encoder
33
33
 - #clock-cells: must be <0>;
34
34
 - #phy-cells: must be <0>.
35
+
36
+Optional properties:
37
+- drive-strength-microamp: adjust driving current, should be 3000 ~ 6000. And
38
+						   the step is 200.
39
+- nvmem-cells: A phandle to the calibration data provided by a nvmem device. If
40
+               unspecified default values shall be used.
41
+- nvmem-cell-names: Should be "calibration-data"
35
42
 
36
43
 Example:
37
44
 
..
..
@@ -42,6 +49,9 @@
42
49
 	clock-output-names = "mipi_tx0_pll";
43
50
 	#clock-cells = <0>;
44
51
 	#phy-cells = <0>;
52
+	drive-strength-microamp = <4600>;
53
+	nvmem-cells= <&mipi_tx_calibration>;
54
+	nvmem-cell-names = "calibration-data";
45
55
 };
46
56
 
47
57
 dsi0: dsi@1401b000 {