.. | .. |
---|
31 | 31 | - one subnode per DSI device connected on the DSI bus. Each DSI device should |
---|
32 | 32 | contain a reg property encoding its virtual channel. |
---|
33 | 33 | |
---|
34 | | -Cadence DPHY |
---|
35 | | -============ |
---|
36 | | - |
---|
37 | | -Cadence DPHY block. |
---|
38 | | - |
---|
39 | | -Required properties: |
---|
40 | | -- compatible: should be set to "cdns,dphy". |
---|
41 | | -- reg: physical base address and length of the DPHY registers. |
---|
42 | | -- clocks: DPHY reference clocks. |
---|
43 | | -- clock-names: must contain "psm" and "pll_ref". |
---|
44 | | -- #phy-cells: must be set to 0. |
---|
45 | | - |
---|
46 | | - |
---|
47 | 34 | Example: |
---|
48 | | - dphy0: dphy@fd0e0000{ |
---|
49 | | - compatible = "cdns,dphy"; |
---|
50 | | - reg = <0x0 0xfd0e0000 0x0 0x1000>; |
---|
51 | | - clocks = <&psm_clk>, <&pll_ref_clk>; |
---|
52 | | - clock-names = "psm", "pll_ref"; |
---|
53 | | - #phy-cells = <0>; |
---|
54 | | - }; |
---|
55 | | - |
---|
56 | 35 | dsi0: dsi@fd0c0000 { |
---|
57 | 36 | compatible = "cdns,dsi"; |
---|
58 | 37 | reg = <0x0 0xfd0c0000 0x0 0x1000>; |
---|