add ax88772_rst

hc

2024-05-10 9999e48639b3cecb08ffb37358bcba3b48161b29

 kernel/drivers/net/ethernet/stmicro/stmmac/dwmac_dma.h
..
..
@@ -1,19 +1,9 @@
1
+/* SPDX-License-Identifier: GPL-2.0-only */
1
2
 /*******************************************************************************
2
3
   DWMAC DMA Header file.
3
4
 
4
5
   Copyright (C) 2007-2009  STMicroelectronics Ltd
5
6
 
6
-  This program is free software; you can redistribute it and/or modify it
7
-  under the terms and conditions of the GNU General Public License,
8
-  version 2, as published by the Free Software Foundation.
9
-
10
-  This program is distributed in the hope it will be useful, but WITHOUT
11
-  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12
-  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
13
-  more details.
14
-
15
-  The full GNU General Public License is included in this distribution in
16
-  the file called "COPYING".
17
7
 
18
8
   Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>
19
9
 *******************************************************************************/
..
..
@@ -106,6 +96,8 @@
106
96
 
107
97
 /* DMA default interrupt mask */
108
98
 #define DMA_INTR_DEFAULT_MASK	(DMA_INTR_NORMAL | DMA_INTR_ABNORMAL)
99
+#define DMA_INTR_DEFAULT_RX	(DMA_INTR_ENA_RIE)
100
+#define DMA_INTR_DEFAULT_TX	(DMA_INTR_ENA_TIE)
109
101
 
110
102
 /* DMA Status register defines */
111
103
 #define DMA_STATUS_GLPII	0x40000000	/* GMAC LPI interrupt */
..
..
@@ -138,10 +130,11 @@
138
130
 
139
131
 #define NUM_DWMAC100_DMA_REGS	9
140
132
 #define NUM_DWMAC1000_DMA_REGS	23
133
+#define NUM_DWMAC4_DMA_REGS	27
141
134
 
142
135
 void dwmac_enable_dma_transmission(void __iomem *ioaddr);
143
-void dwmac_enable_dma_irq(void __iomem *ioaddr, u32 chan);
144
-void dwmac_disable_dma_irq(void __iomem *ioaddr, u32 chan);
136
+void dwmac_enable_dma_irq(void __iomem *ioaddr, u32 chan, bool rx, bool tx);
137
+void dwmac_disable_dma_irq(void __iomem *ioaddr, u32 chan, bool rx, bool tx);
145
138
 void dwmac_dma_start_tx(void __iomem *ioaddr, u32 chan);
146
139
 void dwmac_dma_stop_tx(void __iomem *ioaddr, u32 chan);
147
140
 void dwmac_dma_start_rx(void __iomem *ioaddr, u32 chan);