add ax88772_rst

hc

2024-05-10 9999e48639b3cecb08ffb37358bcba3b48161b29

 kernel/arch/mips/include/asm/asmmacro.h
..
..
@@ -44,7 +44,7 @@
44
44
 	.endm
45
45
 #endif
46
46
 
47
-#if defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_CPU_MIPSR6)
47
+#ifdef CONFIG_CPU_HAS_DIEI
48
48
 	.macro	local_irq_enable reg=t0
49
49
 	ei
50
50
 	irq_enable_hazard
..
..
@@ -54,7 +54,7 @@
54
54
 	di
55
55
 	irq_disable_hazard
56
56
 	.endm
57
-#else
57
+#else /* !CONFIG_CPU_MIPSR2 && !CONFIG_CPU_MIPSR5 && !CONFIG_CPU_MIPSR6 */
58
58
 	.macro	local_irq_enable reg=t0
59
59
 	mfc0	\reg, CP0_STATUS
60
60
 	ori	\reg, \reg, 1
..
..
@@ -63,7 +63,7 @@
63
63
 	.endm
64
64
 
65
65
 	.macro	local_irq_disable reg=t0
66
-#ifdef CONFIG_PREEMPT
66
+#ifdef CONFIG_PREEMPTION
67
67
 	lw      \reg, TI_PRE_COUNT($28)
68
68
 	addi    \reg, \reg, 1
69
69
 	sw      \reg, TI_PRE_COUNT($28)
..
..
@@ -73,13 +73,13 @@
73
73
 	xori	\reg, \reg, 1
74
74
 	mtc0	\reg, CP0_STATUS
75
75
 	irq_disable_hazard
76
-#ifdef CONFIG_PREEMPT
76
+#ifdef CONFIG_PREEMPTION
77
77
 	lw      \reg, TI_PRE_COUNT($28)
78
78
 	addi    \reg, \reg, -1
79
79
 	sw      \reg, TI_PRE_COUNT($28)
80
80
 #endif
81
81
 	.endm
82
-#endif /* CONFIG_CPU_MIPSR2 */
82
+#endif  /* !CONFIG_CPU_MIPSR2 && !CONFIG_CPU_MIPSR5 && !CONFIG_CPU_MIPSR6 */
83
83
 
84
84
 	.macro	fpu_save_16even thread tmp=t0
85
85
 	.set	push
..
..
@@ -131,7 +131,7 @@
131
131
 
132
132
 	.macro	fpu_save_double thread status tmp
133
133
 #if defined(CONFIG_64BIT) || defined(CONFIG_CPU_MIPSR2) || \
134
-		defined(CONFIG_CPU_MIPSR6)
134
+    defined(CONFIG_CPU_MIPSR5) || defined(CONFIG_CPU_MIPSR6)
135
135
 	sll	\tmp, \status, 5
136
136
 	bgez	\tmp, 10f
137
137
 	fpu_save_16odd \thread
..
..
@@ -190,7 +190,7 @@
190
190
 
191
191
 	.macro	fpu_restore_double thread status tmp
192
192
 #if defined(CONFIG_64BIT) || defined(CONFIG_CPU_MIPSR2) || \
193
-		defined(CONFIG_CPU_MIPSR6)
193
+    defined(CONFIG_CPU_MIPSR5) || defined(CONFIG_CPU_MIPSR6)
194
194
 	sll	\tmp, \status, 5
195
195
 	bgez	\tmp, 10f				# 16 register mode?
196
196
 
..
..
@@ -200,16 +200,17 @@
200
200
 	fpu_restore_16even \thread \tmp
201
201
 	.endm
202
202
 
203
-#if defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_CPU_MIPSR6)
203
+#if defined(CONFIG_CPU_MIPSR2) || defined(CONFIG_CPU_MIPSR5) || \
204
+    defined(CONFIG_CPU_MIPSR6)
204
205
 	.macro	_EXT	rd, rs, p, s
205
206
 	ext	\rd, \rs, \p, \s
206
207
 	.endm
207
-#else /* !CONFIG_CPU_MIPSR2 || !CONFIG_CPU_MIPSR6 */
208
+#else /* !CONFIG_CPU_MIPSR2 && !CONFIG_CPU_MIPSR5 && !CONFIG_CPU_MIPSR6 */
208
209
 	.macro	_EXT	rd, rs, p, s
209
210
 	srl	\rd, \rs, \p
210
211
 	andi	\rd, \rd, (1 << \s) - 1
211
212
 	.endm
212
-#endif /* !CONFIG_CPU_MIPSR2 || !CONFIG_CPU_MIPSR6 */
213
+#endif /* !CONFIG_CPU_MIPSR2 && !CONFIG_CPU_MIPSR5 && !CONFIG_CPU_MIPSR6 */
213
214
 
214
215
 /*
215
216
  * Temporary until all gas have MT ASE support