add ax88772_rst

hc

2024-05-10 9999e48639b3cecb08ffb37358bcba3b48161b29

 kernel/arch/arm/boot/dts/rk3288-linux.dtsi
..
..
@@ -7,8 +7,15 @@
7
7
 #include "rk3288-dram-default-timing.dtsi"
8
8
 
9
9
 / {
10
+	aliases {
11
+		mshc0 = &emmc;
12
+		mshc1 = &sdmmc;
13
+		mshc2 = &sdio0;
14
+		mshc3 = &sdio1;
15
+	};
16
+
10
17
 	chosen {
11
-		bootargs = "earlycon=uart8250,mmio32,0xff690000 vmalloc=496M rw root=PARTUUID=614e0000-0000 rootfstype=ext4 rootwait";
18
+		bootargs = "earlycon=uart8250,mmio32,0xff690000 console=ttyFIQ0 vmalloc=496M rw root=PARTUUID=614e0000-0000 rootfstype=ext4 rootwait";
12
19
 	};
13
20
 
14
21
 	/delete-node/ dmc@ff610000;
..
..
@@ -74,12 +81,12 @@
74
81
 	};
75
82
 
76
83
 	reserved-memory {
77
-		ramoops_mem: ramoops@00000000 {
84
+		ramoops_mem: ramoops@8000000 {
78
85
 			reg = <0x0 0x8000000 0x0 0xF0000>;
79
86
 		};
80
87
 
81
88
 		drm_logo: drm-logo@00000000 {
82
-		compatible = "rockchip,drm-logo";
89
+			compatible = "rockchip,drm-logo";
83
90
 			reg = <0x0 0x0 0x0 0x0>;
84
91
 		};
85
92
 	};
..
..
@@ -89,16 +96,10 @@
89
96
 		interrupts = <GIC_SPI 155 IRQ_TYPE_LEVEL_HIGH>;
90
97
 		rockchip,serial-id = <2>;
91
98
 		rockchip,wake-irq = <0>;
92
-		/* If enable uart uses irq instead of fiq */
93
-		rockchip,irq-mode-enable = <0>;
99
+		rockchip,irq-mode-enable = <1>; /* If enable uart uses irq instead of fiq */
94
100
 		rockchip,baudrate = <115200>;  /* Only 115200 and 1500000 */
95
101
 		pinctrl-names = "default";
96
102
 		pinctrl-0 = <&uart2_xfer>;
97
-	};
98
-
99
-	psci {
100
-		compatible = "arm,psci-1.0";
101
-		method = "smc";
102
103
 	};
103
104
 
104
105
 	/delete-node/ timer@ff810000;
..
..
@@ -158,22 +159,6 @@
158
159
 	};
159
160
 };
160
161
 
161
-&cpu0 {
162
-	enable-method = "psci";
163
-};
164
-
165
-&cpu1 {
166
-	enable-method = "psci";
167
-};
168
-
169
-&cpu2 {
170
-	enable-method = "psci";
171
-};
172
-
173
-&cpu3 {
174
-	enable-method = "psci";
175
-};
176
-
177
162
 &dmac_bus_s {
178
163
 	/* change to non-secure dmac */
179
164
 	reg = <0x0 0xff600000 0x0 0x4000>;
..
..
@@ -195,6 +180,25 @@
195
180
 	status = "okay";
196
181
 };
197
182
 
183
+&iep {
184
+	status = "okay";
185
+};
186
+
187
+&iep_mmu {
188
+	status = "okay";
189
+};
190
+
191
+&rga {
192
+	compatible = "rockchip,rga2";
193
+	clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA>;
194
+	clock-names = "aclk_rga", "hclk_rga", "clk_rga";
195
+	status = "okay";
196
+};
197
+
198
+&rng {
199
+	status = "okay";
200
+};
201
+
198
202
 &uart2 {
199
203
 	status = "disabled";
200
204
 };