.. | .. |
---|
1 | 1 | // SPDX-License-Identifier: GPL-2.0 |
---|
2 | 2 | /dts-v1/; |
---|
3 | 3 | |
---|
4 | | -/include/ "skeleton.dtsi" |
---|
5 | | - |
---|
6 | 4 | #include <dt-bindings/interrupt-controller/arm-gic.h> |
---|
7 | 5 | #include <dt-bindings/clock/qcom,gcc-msm8960.h> |
---|
8 | 6 | #include <dt-bindings/mfd/qcom-rpm.h> |
---|
9 | 7 | #include <dt-bindings/soc/qcom,gsbi.h> |
---|
10 | 8 | |
---|
11 | 9 | / { |
---|
| 10 | + #address-cells = <1>; |
---|
| 11 | + #size-cells = <1>; |
---|
12 | 12 | model = "Qualcomm MSM8960"; |
---|
13 | 13 | compatible = "qcom,msm8960"; |
---|
14 | 14 | interrupt-parent = <&intc>; |
---|
.. | .. |
---|
42 | 42 | compatible = "cache"; |
---|
43 | 43 | cache-level = <2>; |
---|
44 | 44 | }; |
---|
| 45 | + }; |
---|
| 46 | + |
---|
| 47 | + memory { |
---|
| 48 | + device_type = "memory"; |
---|
| 49 | + reg = <0x0 0x0>; |
---|
45 | 50 | }; |
---|
46 | 51 | |
---|
47 | 52 | cpu-pmu { |
---|
.. | .. |
---|
102 | 107 | msmgpio: pinctrl@800000 { |
---|
103 | 108 | compatible = "qcom,msm8960-pinctrl"; |
---|
104 | 109 | gpio-controller; |
---|
| 110 | + gpio-ranges = <&msmgpio 0 0 152>; |
---|
105 | 111 | #gpio-cells = <2>; |
---|
106 | 112 | interrupts = <0 16 0x4>; |
---|
107 | 113 | interrupt-controller; |
---|
.. | .. |
---|
140 | 146 | reg = <0x108000 0x1000>; |
---|
141 | 147 | qcom,ipc = <&l2cc 0x8 2>; |
---|
142 | 148 | |
---|
143 | | - interrupts = <0 19 0>, <0 21 0>, <0 22 0>; |
---|
| 149 | + interrupts = <GIC_SPI 19 IRQ_TYPE_EDGE_RISING>, |
---|
| 150 | + <GIC_SPI 21 IRQ_TYPE_EDGE_RISING>, |
---|
| 151 | + <GIC_SPI 22 IRQ_TYPE_EDGE_RISING>; |
---|
144 | 152 | interrupt-names = "ack", "err", "wakeup"; |
---|
145 | 153 | |
---|
146 | 154 | regulators { |
---|
.. | .. |
---|
186 | 194 | compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm"; |
---|
187 | 195 | reg = <0x16440000 0x1000>, |
---|
188 | 196 | <0x16400000 0x1000>; |
---|
189 | | - interrupts = <0 154 0x0>; |
---|
| 197 | + interrupts = <GIC_SPI 154 IRQ_TYPE_LEVEL_HIGH>; |
---|
190 | 198 | clocks = <&gcc GSBI5_UART_CLK>, <&gcc GSBI5_H_CLK>; |
---|
191 | 199 | clock-names = "core", "iface"; |
---|
192 | 200 | status = "disabled"; |
---|
.. | .. |
---|
312 | 320 | #address-cells = <1>; |
---|
313 | 321 | #size-cells = <0>; |
---|
314 | 322 | reg = <0x16080000 0x1000>; |
---|
315 | | - interrupts = <0 147 0>; |
---|
| 323 | + interrupts = <GIC_SPI 147 IRQ_TYPE_LEVEL_HIGH>; |
---|
316 | 324 | spi-max-frequency = <24000000>; |
---|
317 | 325 | cs-gpios = <&msmgpio 8 0>; |
---|
318 | 326 | |
---|