disable cpu isolcpus

hc

2023-12-09 958e46acc8e900e8569dd467c1af9b8d2d019394

 kernel/arch/powerpc/platforms/85xx/corenet_generic.c
..
..
@@ -1,14 +1,10 @@
1
+// SPDX-License-Identifier: GPL-2.0-or-later
1
2
 /*
2
3
  * Corenet based SoC DS Setup
3
4
  *
4
5
  * Maintained by Kumar Gala (see MAINTAINERS for contact information)
5
6
  *
6
7
  * Copyright 2009-2011 Freescale Semiconductor Inc.
7
- *
8
- * This program is free software; you can redistribute  it and/or modify it
9
- * under  the terms of  the GNU General  Public License as published by the
10
- * Free Software Foundation;  either version 2 of the  License, or (at your
11
- * option) any later version.
12
8
  */
13
9
 
14
10
 #include <linux/kernel.h>
..
..
@@ -16,18 +12,18 @@
16
12
 #include <linux/kdev_t.h>
17
13
 #include <linux/delay.h>
18
14
 #include <linux/interrupt.h>
15
+#include <linux/pgtable.h>
19
16
 
20
17
 #include <asm/time.h>
21
18
 #include <asm/machdep.h>
22
19
 #include <asm/pci-bridge.h>
23
-#include <asm/pgtable.h>
24
20
 #include <asm/ppc-pci.h>
25
21
 #include <mm/mmu_decl.h>
26
22
 #include <asm/prom.h>
27
23
 #include <asm/udbg.h>
28
24
 #include <asm/mpic.h>
29
25
 #include <asm/ehv_pic.h>
30
-#include <soc/fsl/qe/qe_ic.h>
26
+#include <asm/swiotlb.h>
31
27
 
32
28
 #include <linux/of_platform.h>
33
29
 #include <sysdev/fsl_soc.h>
..
..
@@ -41,8 +37,6 @@
41
37
 	unsigned int flags = MPIC_BIG_ENDIAN | MPIC_SINGLE_DEST_CPU |
42
38
 		MPIC_NO_RESET;
43
39
 
44
-	struct device_node *np;
45
-
46
40
 	if (ppc_md.get_irq == mpic_get_coreint_irq)
47
41
 		flags |= MPIC_ENABLE_COREINT;
48
42
 
..
..
@@ -50,13 +44,6 @@
50
44
 	BUG_ON(mpic == NULL);
51
45
 
52
46
 	mpic_init(mpic);
53
-
54
-	np = of_find_compatible_node(NULL, NULL, "fsl,qe-ic");
55
-	if (np) {
56
-		qe_ic_init(np, 0, qe_ic_cascade_low_mpic,
57
-				qe_ic_cascade_high_mpic);
58
-		of_node_put(np);
59
-	}
60
47
 }
61
48
 
62
49
 /*
..
..
@@ -68,19 +55,7 @@
68
55
 
69
56
 	swiotlb_detect_4g();
70
57
 
71
-#if defined(CONFIG_FSL_PCI) && defined(CONFIG_ZONE_DMA32)
72
-	/*
73
-	 * Inbound windows don't cover the full lower 4 GiB
74
-	 * due to conflicts with PCICSRBAR and outbound windows,
75
-	 * so limit the DMA32 zone to 2 GiB, to allow consistent
76
-	 * allocations to succeed.
77
-	 */
78
-	limit_zone_pfn(ZONE_DMA32, 1UL << (31 - PAGE_SHIFT));
79
-#endif
80
-
81
58
 	pr_info("%s board\n", ppc_md.name);
82
-
83
-	mpc85xx_qe_init();
84
59
 }
85
60
 
86
61
 static const struct of_device_id of_device_ids[] = {
..
..
@@ -233,7 +208,3 @@
233
208
 };
234
209
 
235
210
 machine_arch_initcall(corenet_generic, corenet_gen_publish_devices);
236
-
237
-#ifdef CONFIG_SWIOTLB
238
-machine_arch_initcall(corenet_generic, swiotlb_setup_bus_notifier);
239
-#endif