disable cpu isolcpus

hc

2023-12-09 958e46acc8e900e8569dd467c1af9b8d2d019394

 kernel/arch/nds32/include/asm/cacheflush.h
..
..
@@ -1,4 +1,4 @@
1
-// SPDX-License-Identifier: GPL-2.0
1
+/* SPDX-License-Identifier: GPL-2.0 */
2
2
 // Copyright (C) 2005-2017 Andes Technology Corporation
3
3
 
4
4
 #ifndef __NDS32_CACHEFLUSH_H__
..
..
@@ -9,7 +9,11 @@
9
9
 #define PG_dcache_dirty PG_arch_1
10
10
 
11
11
 void flush_icache_range(unsigned long start, unsigned long end);
12
+#define flush_icache_range flush_icache_range
13
+
12
14
 void flush_icache_page(struct vm_area_struct *vma, struct page *page);
15
+#define flush_icache_page flush_icache_page
16
+
13
17
 #ifdef CONFIG_CPU_CACHE_ALIASING
14
18
 void flush_cache_mm(struct mm_struct *mm);
15
19
 void flush_cache_dup_mm(struct mm_struct *mm);
..
..
@@ -40,12 +44,11 @@
40
44
 #define flush_dcache_mmap_unlock(mapping) xa_unlock_irq(&(mapping)->i_pages)
41
45
 
42
46
 #else
43
-#include <asm-generic/cacheflush.h>
44
-#undef flush_icache_range
45
-#undef flush_icache_page
46
-#undef flush_icache_user_range
47
-void flush_icache_user_range(struct vm_area_struct *vma, struct page *page,
47
+void flush_icache_user_page(struct vm_area_struct *vma, struct page *page,
48
48
 	                     unsigned long addr, int len);
49
+#define flush_icache_user_page flush_icache_user_page
50
+
51
+#include <asm-generic/cacheflush.h>
49
52
 #endif
50
53
 
51
54
 #endif /* __NDS32_CACHEFLUSH_H__ */