enable docker ppp

hc

2023-12-09 95099d4622f8cb224d94e314c7a8e0df60b13f87

 kernel/drivers/scsi/gdth.h
..
..
@@ -38,17 +38,9 @@
38
38
 #define OEM_ID_INTEL    0x8000
39
39
 
40
40
 /* controller classes */
41
-#define GDT_ISA         0x01                    /* ISA controller */
42
-#define GDT_EISA        0x02                    /* EISA controller */
43
41
 #define GDT_PCI         0x03                    /* PCI controller */
44
42
 #define GDT_PCINEW      0x04                    /* new PCI controller */
45
43
 #define GDT_PCIMPR      0x05                    /* PCI MPR controller */
46
-/* GDT_EISA, controller subtypes EISA */
47
-#define GDT3_ID         0x0130941c              /* GDT3000/3020 */
48
-#define GDT3A_ID        0x0230941c              /* GDT3000A/3020A/3050A */
49
-#define GDT3B_ID        0x0330941c              /* GDT3000B/3010A */
50
-/* GDT_ISA */
51
-#define GDT2_ID         0x0120941c              /* GDT2000/2020 */
52
44
 
53
45
 #ifndef PCI_DEVICE_ID_VORTEX_GDT60x0
54
46
 /* GDT_PCI */
..
..
@@ -280,17 +272,6 @@
280
272
 /* data directions */
281
273
 #define GDTH_DATA_IN    0x01000000L             /* data from target */
282
274
 #define GDTH_DATA_OUT   0x00000000L             /* data to target */
283
-
284
-/* BMIC registers (EISA controllers) */
285
-#define ID0REG          0x0c80                  /* board ID */
286
-#define EINTENABREG     0x0c89                  /* interrupt enable */
287
-#define SEMA0REG        0x0c8a                  /* command semaphore */
288
-#define SEMA1REG        0x0c8b                  /* status semaphore */
289
-#define LDOORREG        0x0c8d                  /* local doorbell */
290
-#define EDENABREG       0x0c8e                  /* EISA system doorbell enab. */
291
-#define EDOORREG        0x0c8f                  /* EISA system doorbell */
292
-#define MAILBOXREG      0x0c90                  /* mailbox reg. (16 bytes) */
293
-#define EISAREG         0x0cc0                  /* EISA configuration */
294
275
 
295
276
 /* other defines */
296
277
 #define LINUX_OS        8                       /* used for cache optim. */
..
..
@@ -706,21 +687,11 @@
706
687
     u8      fw_magic;                       /* contr. ID from firmware */
707
688
 } __attribute__((packed)) gdt_pci_sram;
708
689
 
709
-/* SRAM structure EISA controllers (but NOT GDT3000/3020) */
710
-typedef struct {
711
-    u8      os_used[16];                    /* OS code per service */
712
-    u16      need_deinit;                    /* switch betw. BIOS/driver */
713
-    u8      switch_support;                 /* see need_deinit */
714
-    u8      padding;
715
-} __attribute__((packed)) gdt_eisa_sram;
716
-
717
-
718
690
 /* DPRAM ISA controllers */
719
691
 typedef struct {
720
692
     union {
721
693
         struct {
722
694
             u8      bios_used[0x3c00-32];   /* 15KB - 32Bytes BIOS */
723
-            u32     magic;                  /* controller (EISA) ID */
724
695
             u16      need_deinit;            /* switch betw. BIOS/driver */
725
696
             u8      switch_support;         /* see need_deinit */
726
697
             u8      padding[9];
..
..
@@ -843,7 +814,6 @@
843
814
     u16              cache_feat;             /* feat. cache serv. (s/g,..)*/
844
815
     u16              raw_feat;               /* feat. raw service (s/g,..)*/
845
816
     u16              screen_feat;            /* feat. raw service (s/g,..)*/
846
-    u16              bmic;                   /* BMIC address (EISA) */
847
817
     void __iomem        *brd;                   /* DPRAM address */
848
818
     u32             brd_phys;               /* slot number/BIOS address */
849
819
     gdt6c_plx_regs      *plx;                   /* PLX regs (new PCI contr.) */