enable docker ppp

hc

2023-12-09 95099d4622f8cb224d94e314c7a8e0df60b13f87

 kernel/arch/arm64/boot/dts/rockchip/NK-R36S0.dtsi
..
..
@@ -34,6 +34,15 @@
34
34
 		vin-supply = <&vcc3v3_sys>;
35
35
 	};
36
36
 
37
+	vcc3v3_vga: vcc3v3-vga {
38
+		compatible = "regulator-fixed";
39
+		regulator-name = "vcc3v3_vga";
40
+		regulator-always-on;
41
+		regulator-boot-on;
42
+		gpio = <&gpio0 RK_PD5 GPIO_ACTIVE_HIGH>;
43
+		enable-active-high;
44
+		vin-supply = <&vcc3v3_sys>;
45
+	};
37
46
 
38
47
 	pcie30_avdd0v9: pcie30-avdd0v9 {
39
48
 		compatible = "regulator-fixed";
..
..
@@ -145,7 +154,7 @@
145
154
 				gpio_num = <&gpio3 RK_PC6 GPIO_ACTIVE_HIGH>; //WIFI_PWREN_GPIO3_C6_1V8
146
155
 				gpio_function = <0>;
147
156
 			};
148
-			
157
+	#if 0		
149
158
 			do1 {
150
159
 				gpio_num = <&gpio1 RK_PD0 GPIO_ACTIVE_LOW>; 
151
160
 				gpio_function = <0>;
..
..
@@ -185,6 +194,7 @@
185
194
 				gpio_num = <&gpio2 RK_PD5 GPIO_ACTIVE_HIGH>;
186
195
 				gpio_function = <1>;
187
196
 			};
197
+	#endif
188
198
 		};
189
199
 #if 0			
190
200
 	    nk_io_init {
..
..
@@ -379,12 +389,12 @@
379
389
                 remote-endpoint = <&panel_in>;
380
390
             };
381
391
         };
382
-    };
392
+   
393
+	};
383
394
 };
384
395
 
385
396
 &edp_phy {
386
-  status = "okay";
387
-
397
+	status = "okay";
388
398
 };
389
399
 
390
400
 &edp_in_vp0 {
..
..
@@ -448,7 +458,7 @@
448
458
 	phy-mode = "rgmii";
449
459
 	clock_in_out = "output";
450
460
 
451
-	snps,reset-gpio = <&gpio2 RK_PD3 GPIO_ACTIVE_LOW>;
461
+	snps,reset-gpio = <&gpio2 RK_PC6 GPIO_ACTIVE_LOW>;
452
462
 	snps,reset-active-low;
453
463
 	/* Reset time is 20ms, 100ms for rtl8211f */
454
464
 	snps,reset-delays-us = <0 20000 100000>;
..
..
@@ -468,7 +478,9 @@
468
478
 	rx_delay = <0x2f>;
469
479
 
470
480
 	phy-handle = <&rgmii_phy0>;
481
+	
471
482
 	status = "disabled";
483
+	
472
484
 };
473
485
 
474
486
 &gmac1 {
..
..
@@ -502,9 +514,7 @@
502
514
  * power-supply should switche to vcc3v3_lcd1_n
503
515
  * when mipi panel is connected to dsi1.
504
516
  */
505
-&gt1x {
506
-	power-supply = <&vcc3v3_lcd0_n>;
507
-};
517
+
508
518
 
509
519
 &i2c3 {
510
520
 	status = "okay";
..
..
@@ -523,7 +533,7 @@
523
533
 };
524
534
 
525
535
 &i2c4 {
526
-	status = "okay";
536
+	status = "disabled";
527
537
 	gc8034: gc8034@37 {
528
538
 		compatible = "galaxycore,gc8034";
529
539
 		status = "okay";
..
..
@@ -535,7 +545,6 @@
535
545
 		reset-gpios = <&gpio3 RK_PB6 GPIO_ACTIVE_LOW>;
536
546
 		pwdn-gpios = <&gpio4 RK_PB4 GPIO_ACTIVE_LOW>;
537
547
 		rockchip,grf = <&grf>;
538
-		power-domains = <&power RK3568_PD_VI>;
539
548
 		rockchip,camera-module-index = <0>;
540
549
 		rockchip,camera-module-facing = "back";
541
550
 		rockchip,camera-module-name = "RK-CMK-8M-2-v1";
..
..
@@ -569,7 +578,7 @@
569
578
 		};
570
579
 	};
571
580
 	ov5695: ov5695@36 {
572
-		status = "okay";
581
+		status = "disabled";
573
582
 		compatible = "ovti,ov5695";
574
583
 		reg = <0x36>;
575
584
 		clocks = <&cru CLK_CIF_OUT>;
..
..
@@ -673,7 +682,7 @@
673
682
 							<4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
674
683
 							<1 RK_PA4 RK_FUNC_GPIO &pcfg_pull_none>,
675
684
 							<0 RK_PC7 RK_FUNC_GPIO &pcfg_pull_none>,
676
-							<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>, 
685
+							<1 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>,
677
686
 							<1 RK_PB0 RK_FUNC_GPIO &pcfg_pull_none>,
678
687
 							<1 RK_PB1 RK_FUNC_GPIO &pcfg_pull_none>,
679
688
 							<3 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>,
..
..
@@ -712,8 +721,6 @@
712
721
 		};
713
722
 	};
714
723
 };
715
-
716
-
717
724
 
718
725
 
719
726