forked from ~ljy/RK356X_SDK_RELEASE
blame | history | patch | commit | commitdiff
hc
2023-12-09 95099d4622f8cb224d94e314c7a8e0df60b13f87 
 kernel/arch/arm/boot/dts/imx7d-pico.dtsi
....@@ -1,63 +1,53 @@
1
-/*
2
- * Copyright 2017 NXP
3
- *
4
- * This file is dual-licensed: you can use it either under the terms
5
- * of the GPL or the X11 license, at your option. Note that this dual
6
- * licensing only applies to this file, and not this project as a
7
- * whole.
8
- *
9
- *  a) This file is free software; you can redistribute it and/or
10
- *     modify it under the terms of the GNU General Public License as
11
- *     published by the Free Software Foundation; either version 2 of the
12
- *     License, or (at your option) any later version.
13
- *
14
- *     This file is distributed in the hope that it will be useful,
15
- *     but WITHOUT ANY WARRANTY; without even the implied warranty of
16
- *     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
17
- *     GNU General Public License for more details.
18
- *
19
- * Or, alternatively,
20
- *
21
- *  b) Permission is hereby granted, free of charge, to any person
22
- *     obtaining a copy of this software and associated documentation
23
- *     files (the "Software"), to deal in the Software without
24
- *     restriction, including without limitation the rights to use,
25
- *     copy, modify, merge, publish, distribute, sublicense, and/or
26
- *     sell copies of the Software, and to permit persons to whom the
27
- *     Software is furnished to do so, subject to the following
28
- *     conditions:
29
- *
30
- *     The above copyright notice and this permission notice shall be
31
- *     included in all copies or substantial portions of the Software.
32
- *
33
- *     THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
34
- *     EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
35
- *     OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
36
- *     NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
37
- *     HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
38
- *     WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
39
- *     FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
40
- *     OTHER DEALINGS IN THE SOFTWARE.
41
- */
1
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2
+//
3
+// Copyright 2017 NXP
424 
435 /dts-v1/;
446 
457 #include "imx7d.dtsi"
468 
479 / {
48
-	model = "Technexion Pico i.MX7D Board";
49
-	compatible = "technexion,imx7d-pico", "fsl,imx7d";
50
-
51
-	memory@80000000 {
52
-		device_type = "memory";
53
-		reg = <0x80000000 0x80000000>;
10
+	backlight: backlight {
11
+		compatible = "pwm-backlight";
12
+		pwms = <&pwm4 0 50000 0>;
13
+		brightness-levels = <0 36 72 108 144 180 216 255>;
14
+		default-brightness-level = <6>;
5415 	};
5516 
56
-	reg_ap6212: regulator-ap6212 {
17
+	/* Will be filled by the bootloader */
18
+	memory@80000000 {
19
+		device_type = "memory";
20
+		reg = <0x80000000 0>;
21
+	};
22
+
23
+	panel {
24
+		compatible = "vxt,vl050-8048nt-c01";
25
+		backlight = <&backlight>;
26
+		power-supply = <&reg_lcd_3v3>;
27
+
28
+		port {
29
+			panel_in: endpoint {
30
+				remote-endpoint = <&display_out>;
31
+			};
32
+		};
33
+	};
34
+
35
+	reg_lcd_3v3: regulator-lcd-3v3 {
5736 		compatible = "regulator-fixed";
5837 		pinctrl-names = "default";
59
-		pinctrl-0 = <&pinctrl_reg_ap6212>;
60
-		regulator-name = "AP6212";
38
+		pinctrl-0 = <&pinctrl_reg_lcdreg_on>;
39
+		regulator-name = "lcd-3v3";
40
+		regulator-min-microvolt = <3300000>;
41
+		regulator-max-microvolt = <3300000>;
42
+		gpio = <&gpio1 6 GPIO_ACTIVE_HIGH>;
43
+		enable-active-high;
44
+        };
45
+
46
+	reg_wlreg_on: regulator-wlreg_on {
47
+		compatible = "regulator-fixed";
48
+		pinctrl-names = "default";
49
+		pinctrl-0 = <&pinctrl_reg_wlreg_on>;
50
+		regulator-name = "wlreg_on";
6151 		regulator-min-microvolt = <3300000>;
6252 		regulator-max-microvolt = <3300000>;
6353 		gpio = <&gpio4 16 GPIO_ACTIVE_HIGH>;
....@@ -81,6 +71,8 @@
8171 	};
8272 
8373 	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
74
+		pinctrl-names = "default";
75
+		pinctrl-0 = <&pinctrl_usbotg1_pwr>;
8476 		compatible = "regulator-fixed";
8577 		regulator-name = "usb_otg1_vbus";
8678 		regulator-min-microvolt = <5000000>;
....@@ -114,6 +106,63 @@
114106 			  <&clks IMX7D_CLKO2_ROOT_DIV>;
115107 	assigned-clock-parents = <&clks IMX7D_CKIL>;
116108 	assigned-clock-rates = <0>, <32768>;
109
+};
110
+
111
+&ecspi3 {
112
+	cs-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>;
113
+	pinctrl-names = "default";
114
+	pinctrl-0 = <&pinctrl_ecspi3>;
115
+	status = "okay";
116
+};
117
+
118
+&fec1 {
119
+	pinctrl-names = "default";
120
+	pinctrl-0 = <&pinctrl_enet1>;
121
+	assigned-clocks = <&clks IMX7D_ENET1_TIME_ROOT_SRC>,
122
+			  <&clks IMX7D_ENET1_TIME_ROOT_CLK>;
123
+	assigned-clock-parents = <&clks IMX7D_PLL_ENET_MAIN_100M_CLK>;
124
+	assigned-clock-rates = <0>, <100000000>;
125
+	phy-mode = "rgmii-id";
126
+	phy-handle = <&ethphy0>;
127
+	fsl,magic-packet;
128
+	phy-reset-gpios = <&gpio6 11 GPIO_ACTIVE_LOW>;
129
+	status = "okay";
130
+
131
+	mdio {
132
+		#address-cells = <1>;
133
+		#size-cells = <0>;
134
+
135
+		ethphy0: ethernet-phy@1 {
136
+			compatible = "ethernet-phy-ieee802.3-c22";
137
+			reg = <1>;
138
+			status = "okay";
139
+		};
140
+	};
141
+};
142
+
143
+&flexcan1 {
144
+	pinctrl-names = "default";
145
+	pinctrl-0 = <&pinctrl_can1>;
146
+	status = "okay";
147
+};
148
+
149
+&flexcan2 {
150
+	pinctrl-names = "default";
151
+	pinctrl-0 = <&pinctrl_can2>;
152
+	status = "okay";
153
+};
154
+
155
+&i2c1 {
156
+	clock-frequency = <100000>;
157
+	pinctrl-names = "default";
158
+	pinctrl-0 = <&pinctrl_i2c1>;
159
+	status = "okay";
160
+};
161
+
162
+&i2c2 {
163
+	pinctrl-names = "default";
164
+	pinctrl-0 = <&pinctrl_i2c2>;
165
+	status = "okay";
117166 };
118167 
119168 &i2c4 {
....@@ -211,6 +260,105 @@
211260 	};
212261 };
213262 
263
+&lcdif {
264
+	pinctrl-names = "default";
265
+	pinctrl-0 = <&pinctrl_lcdif>;
266
+	status = "okay";
267
+
268
+	port {
269
+		display_out: endpoint {
270
+			remote-endpoint = <&panel_in>;
271
+		};
272
+	};
273
+};
274
+
275
+&sai1 {
276
+	pinctrl-names = "default";
277
+	pinctrl-0 = <&pinctrl_sai1>;
278
+	assigned-clocks = <&clks IMX7D_SAI1_ROOT_SRC>,
279
+			  <&clks IMX7D_SAI1_ROOT_CLK>;
280
+	assigned-clock-parents = <&clks IMX7D_PLL_AUDIO_POST_DIV>;
281
+	assigned-clock-rates = <0>, <24576000>;
282
+	status = "okay";
283
+};
284
+
285
+
286
+&pwm1 {
287
+	pinctrl-names = "default";
288
+	pinctrl-0 = <&pinctrl_pwm1>;
289
+	status = "okay";
290
+};
291
+
292
+&pwm2 {
293
+	pinctrl-names = "default";
294
+	pinctrl-0 = <&pinctrl_pwm2>;
295
+	status = "okay";
296
+};
297
+
298
+&pwm3 {
299
+	pinctrl-names = "default";
300
+	pinctrl-0 = <&pinctrl_pwm3>;
301
+	status = "okay";
302
+};
303
+
304
+&pwm4 { /* Backlight */
305
+	pinctrl-names = "default";
306
+	pinctrl-0 = <&pinctrl_pwm4>;
307
+	status = "okay";
308
+};
309
+
310
+&uart5 {
311
+	pinctrl-names = "default";
312
+	pinctrl-0 = <&pinctrl_uart5>;
313
+	assigned-clocks = <&clks IMX7D_UART5_ROOT_SRC>;
314
+	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
315
+	status = "okay";
316
+};
317
+
318
+&uart6 {
319
+	pinctrl-names = "default";
320
+	pinctrl-0 = <&pinctrl_uart6>;
321
+	assigned-clocks = <&clks IMX7D_UART6_ROOT_SRC>;
322
+	assigned-clock-parents = <&clks IMX7D_OSC_24M_CLK>;
323
+	uart-has-rtscts;
324
+	status = "okay";
325
+};
326
+
327
+&uart7 { /* Bluetooth */
328
+	pinctrl-names = "default";
329
+	pinctrl-0 = <&pinctrl_uart7>;
330
+	assigned-clocks = <&clks IMX7D_UART7_ROOT_SRC>;
331
+	assigned-clock-parents = <&clks IMX7D_PLL_SYS_MAIN_240M_CLK>;
332
+	uart-has-rtscts;
333
+	status = "okay";
334
+};
335
+
336
+&usbotg1 {
337
+	vbus-supply = <&reg_usb_otg1_vbus>;
338
+	status = "okay";
339
+};
340
+
341
+&usbotg2 {
342
+	vbus-supply = <&reg_usb_otg2_vbus>;
343
+	dr_mode = "host";
344
+	status = "okay";
345
+};
346
+
347
+&usdhc1 {
348
+	pinctrl-names = "default", "state_100mhz", "state_200mhz";
349
+	pinctrl-0 = <&pinctrl_usdhc1>;
350
+	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
351
+	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
352
+	cd-gpios = <&gpio5 0 GPIO_ACTIVE_LOW>;
353
+	bus-width = <4>;
354
+	fsl,tuning-step = <2>;
355
+	vmmc-supply = <&reg_3p3v>;
356
+	wakeup-source;
357
+	no-1-8-v;
358
+	keep-power-in-suspend;
359
+	status = "okay";
360
+};
361
+
214362 &usdhc2 { /* Wifi SDIO */
215363 	pinctrl-names = "default";
216364 	pinctrl-0 = <&pinctrl_usdhc2 &pinctrl_wifi_clk>;
....@@ -218,7 +366,7 @@
218366 	non-removable;
219367 	keep-power-in-suspend;
220368 	wakeup-source;
221
-	vmmc-supply = <&reg_ap6212>;
369
+	vmmc-supply = <&reg_wlreg_on>;
222370 	mmc-pwrseq = <&usdhc2_pwrseq>;
223371 	status = "okay";
224372 };
....@@ -245,6 +393,63 @@
245393 };
246394 
247395 &iomuxc {
396
+	pinctrl_ecspi3: ecspi3grp {
397
+		fsl,pins = <
398
+			MX7D_PAD_I2C1_SCL__ECSPI3_MISO		0x2
399
+			MX7D_PAD_I2C1_SDA__ECSPI3_MOSI		0x2
400
+			MX7D_PAD_I2C2_SCL__ECSPI3_SCLK		0x2
401
+			MX7D_PAD_I2C2_SDA__GPIO4_IO11		0x14
402
+		>;
403
+	};
404
+
405
+	pinctrl_i2c1: i2c1grp {
406
+		fsl,pins = <
407
+			MX7D_PAD_UART1_TX_DATA__I2C1_SDA	0x4000007f
408
+			MX7D_PAD_UART1_RX_DATA__I2C1_SCL	0x4000007f
409
+		>;
410
+	};
411
+
412
+	pinctrl_i2c2: i2c2grp {
413
+		fsl,pins = <
414
+			MX7D_PAD_UART2_TX_DATA__I2C2_SDA	0x4000007f
415
+			MX7D_PAD_UART2_RX_DATA__I2C2_SCL	0x4000007f
416
+		>;
417
+	};
418
+
419
+	pinctrl_enet1: enet1grp {
420
+		fsl,pins = <
421
+			MX7D_PAD_SD2_CD_B__ENET1_MDIO			0x3
422
+			MX7D_PAD_SD2_WP__ENET1_MDC			0x3
423
+			MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x1
424
+			MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x1
425
+			MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1
426
+			MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x1
427
+			MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x1
428
+			MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x1
429
+			MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	0x1
430
+			MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	0x1
431
+			MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	0x1
432
+			MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	0x1
433
+			MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	0x1
434
+			MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	0x1
435
+			MX7D_PAD_SD3_RESET_B__GPIO6_IO11                0x1  /* Ethernet reset */
436
+		>;
437
+	};
438
+
439
+	pinctrl_can1: can1frp {
440
+		fsl,pins = <
441
+			MX7D_PAD_SAI1_RX_DATA__FLEXCAN1_RX	0x59
442
+			MX7D_PAD_SAI1_TX_BCLK__FLEXCAN1_TX	0x59
443
+		>;
444
+	};
445
+
446
+	pinctrl_can2: can2frp {
447
+		fsl,pins = <
448
+			MX7D_PAD_SAI1_TX_SYNC__FLEXCAN2_RX	0x59
449
+			MX7D_PAD_SAI1_TX_DATA__FLEXCAN2_TX	0x59
450
+		>;
451
+	};
452
+
248453 	pinctrl_i2c4: i2c4grp {
249454 		fsl,pins = <
250455 			MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA		0x4000007f
....@@ -252,9 +457,143 @@
252457 		>;
253458 	};
254459 
255
-	pinctrl_reg_ap6212: regap6212grp {
460
+	pinctrl_lcdif: lcdifgrp {
461
+		fsl,pins = <
462
+			MX7D_PAD_LCD_DATA00__LCD_DATA0		0x79
463
+			MX7D_PAD_LCD_DATA01__LCD_DATA1		0x79
464
+			MX7D_PAD_LCD_DATA02__LCD_DATA2		0x79
465
+			MX7D_PAD_LCD_DATA03__LCD_DATA3		0x79
466
+			MX7D_PAD_LCD_DATA04__LCD_DATA4		0x79
467
+			MX7D_PAD_LCD_DATA05__LCD_DATA5		0x79
468
+			MX7D_PAD_LCD_DATA06__LCD_DATA6		0x79
469
+			MX7D_PAD_LCD_DATA07__LCD_DATA7		0x79
470
+			MX7D_PAD_LCD_DATA08__LCD_DATA8		0x79
471
+			MX7D_PAD_LCD_DATA09__LCD_DATA9		0x79
472
+			MX7D_PAD_LCD_DATA10__LCD_DATA10		0x79
473
+			MX7D_PAD_LCD_DATA11__LCD_DATA11		0x79
474
+			MX7D_PAD_LCD_DATA12__LCD_DATA12		0x79
475
+			MX7D_PAD_LCD_DATA13__LCD_DATA13		0x79
476
+			MX7D_PAD_LCD_DATA14__LCD_DATA14		0x79
477
+			MX7D_PAD_LCD_DATA15__LCD_DATA15		0x79
478
+			MX7D_PAD_LCD_DATA16__LCD_DATA16		0x79
479
+			MX7D_PAD_LCD_DATA17__LCD_DATA17		0x79
480
+			MX7D_PAD_LCD_DATA18__LCD_DATA18		0x79
481
+			MX7D_PAD_LCD_DATA19__LCD_DATA19		0x79
482
+			MX7D_PAD_LCD_DATA20__LCD_DATA20		0x79
483
+			MX7D_PAD_LCD_DATA21__LCD_DATA21		0x79
484
+			MX7D_PAD_LCD_DATA22__LCD_DATA22		0x79
485
+			MX7D_PAD_LCD_DATA23__LCD_DATA23		0x79
486
+			MX7D_PAD_LCD_CLK__LCD_CLK		0x79
487
+			MX7D_PAD_LCD_ENABLE__LCD_ENABLE		0x78
488
+			MX7D_PAD_LCD_VSYNC__LCD_VSYNC		0x78
489
+			MX7D_PAD_LCD_HSYNC__LCD_HSYNC		0x78
490
+			MX7D_PAD_LCD_RESET__GPIO3_IO4		0x14
491
+		>;
492
+	};
493
+
494
+	pinctrl_pwm1: pwm1 {
495
+		fsl,pins = <
496
+			MX7D_PAD_GPIO1_IO08__PWM1_OUT   0x7f
497
+		>;
498
+	};
499
+
500
+	pinctrl_pwm2: pwm2 {
501
+		fsl,pins = <
502
+			MX7D_PAD_GPIO1_IO09__PWM2_OUT   0x7f
503
+		>;
504
+	};
505
+
506
+	pinctrl_pwm3: pwm3 {
507
+		fsl,pins = <
508
+			MX7D_PAD_GPIO1_IO10__PWM3_OUT   0x7f
509
+		>;
510
+	};
511
+
512
+	pinctrl_pwm4: pwm4grp{
513
+		fsl,pins = <
514
+			MX7D_PAD_GPIO1_IO11__PWM4_OUT	0x7f
515
+		>;
516
+	};
517
+
518
+	pinctrl_reg_wlreg_on: regregongrp {
256519 		fsl,pins = <
257520 			MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16	0x59
521
+		>;
522
+	};
523
+
524
+	pinctrl_sai1: sai1grp {
525
+		fsl,pins = <
526
+			MX7D_PAD_ENET1_RX_CLK__SAI1_TX_BCLK	0x1f
527
+			MX7D_PAD_ENET1_CRS__SAI1_TX_SYNC	0x1f
528
+			MX7D_PAD_ENET1_COL__SAI1_TX_DATA0	0x30
529
+			MX7D_PAD_ENET1_TX_CLK__SAI1_RX_DATA0	0x1f
530
+		>;
531
+	};
532
+
533
+	pinctrl_uart5: uart5grp {
534
+		fsl,pins = <
535
+			MX7D_PAD_I2C4_SDA__UART5_DCE_TX		0x79
536
+			MX7D_PAD_I2C4_SCL__UART5_DCE_RX		0x79
537
+		>;
538
+	};
539
+
540
+	pinctrl_uart6: uart6grp {
541
+		fsl,pins = <
542
+			MX7D_PAD_EPDC_DATA08__UART6_DCE_RX	0x79
543
+			MX7D_PAD_EPDC_DATA09__UART6_DCE_TX	0x79
544
+			MX7D_PAD_EPDC_DATA10__UART6_DCE_RTS	0x79
545
+			MX7D_PAD_EPDC_DATA11__UART6_DCE_CTS	0x79
546
+		>;
547
+	};
548
+
549
+	pinctrl_uart7: uart7grp {
550
+		fsl,pins = <
551
+			MX7D_PAD_ECSPI2_MOSI__UART7_DCE_TX	0x79
552
+			MX7D_PAD_ECSPI2_SCLK__UART7_DCE_RX	0x79
553
+			MX7D_PAD_ECSPI2_SS0__UART7_DCE_CTS	0x79
554
+			MX7D_PAD_ECSPI2_MISO__UART7_DCE_RTS	0x79
555
+		>;
556
+	};
557
+
558
+	pinctrl_usbotg1_pwr: usbotg_pwr {
559
+		fsl,pins = <
560
+			MX7D_PAD_UART3_TX_DATA__GPIO4_IO5	0x14
561
+		>;
562
+	};
563
+
564
+	pinctrl_usdhc1: usdhc1grp {
565
+		fsl,pins = <
566
+			MX7D_PAD_SD1_CMD__SD1_CMD		0x59
567
+			MX7D_PAD_SD1_CLK__SD1_CLK		0x19
568
+			MX7D_PAD_SD1_DATA0__SD1_DATA0		0x59
569
+			MX7D_PAD_SD1_DATA1__SD1_DATA1		0x59
570
+			MX7D_PAD_SD1_DATA2__SD1_DATA2		0x59
571
+			MX7D_PAD_SD1_DATA3__SD1_DATA3		0x59
572
+			MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x15
573
+		>;
574
+	};
575
+
576
+	pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {
577
+		fsl,pins = <
578
+			MX7D_PAD_SD1_CMD__SD1_CMD		0x5a
579
+			MX7D_PAD_SD1_CLK__SD1_CLK		0x1a
580
+			MX7D_PAD_SD1_DATA0__SD1_DATA0		0x5a
581
+			MX7D_PAD_SD1_DATA1__SD1_DATA1		0x5a
582
+			MX7D_PAD_SD1_DATA2__SD1_DATA2		0x5a
583
+			MX7D_PAD_SD1_DATA3__SD1_DATA3		0x5a
584
+			MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x15
585
+		>;
586
+	};
587
+
588
+	pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {
589
+		fsl,pins = <
590
+			MX7D_PAD_SD1_CMD__SD1_CMD		0x5b
591
+			MX7D_PAD_SD1_CLK__SD1_CLK		0x1b
592
+			MX7D_PAD_SD1_DATA0__SD1_DATA0		0x5b
593
+			MX7D_PAD_SD1_DATA1__SD1_DATA1		0x5b
594
+			MX7D_PAD_SD1_DATA2__SD1_DATA2		0x5b
595
+			MX7D_PAD_SD1_DATA3__SD1_DATA3		0x5b
596
+			MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x15
258597 		>;
259598 	};
260599 
....@@ -322,6 +661,12 @@
322661 		>;
323662 	};
324663 
664
+	pinctrl_reg_lcdreg_on: reglcdongrp {
665
+	fsl,pins = <
666
+			MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6	0x59
667
+		>;
668
+	};
669
+
325670 	pinctrl_wdog: wdoggrp {
326671 		fsl,pins = <
327672 			MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B	0x74