enable docker ppp

hc

2023-12-09 95099d4622f8cb224d94e314c7a8e0df60b13f87

 kernel/arch/arm/boot/dts/highbank.dts
..
..
@@ -1,17 +1,6 @@
1
+// SPDX-License-Identifier: GPL-2.0-only
1
2
 /*
2
3
  * Copyright 2011-2012 Calxeda, Inc.
3
- *
4
- * This program is free software; you can redistribute it and/or modify it
5
- * under the terms and conditions of the GNU General Public License,
6
- * version 2, as published by the Free Software Foundation.
7
- *
8
- * This program is distributed in the hope it will be useful, but WITHOUT
9
- * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
10
- * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
11
- * more details.
12
- *
13
- * You should have received a copy of the GNU General Public License along with
14
- * this program.  If not, see <http://www.gnu.org/licenses/>.
15
4
  */
16
5
 
17
6
 /dts-v1/;
..
..
@@ -24,7 +13,6 @@
24
13
 	compatible = "calxeda,highbank";
25
14
 	#address-cells = <1>;
26
15
 	#size-cells = <1>;
27
-	clock-ranges;
28
16
 
29
17
 	cpus {
30
18
 		#address-cells = <1>;
..
..
@@ -107,7 +95,7 @@
107
95
 		};
108
96
 	};
109
97
 
110
-	memory {
98
+	memory@0 {
111
99
 		name = "memory";
112
100
 		device_type = "memory";
113
101
 		reg = <0x00000000 0xff900000>;
..
..
@@ -139,14 +127,12 @@
139
127
 		intc: interrupt-controller@fff11000 {
140
128
 			compatible = "arm,cortex-a9-gic";
141
129
 			#interrupt-cells = <3>;
142
-			#size-cells = <0>;
143
-			#address-cells = <1>;
144
130
 			interrupt-controller;
145
131
 			reg = <0xfff11000 0x1000>,
146
132
 			      <0xfff10100 0x100>;
147
133
 		};
148
134
 
149
-		L2: l2-cache {
135
+		L2: cache-controller {
150
136
 			compatible = "arm,pl310-cache";
151
137
 			reg = <0xfff12000 0x1000>;
152
138
 			interrupts = <0 70 4>;
..
..
@@ -156,14 +142,14 @@
156
142
 
157
143
 		pmu {
158
144
 			compatible = "arm,cortex-a9-pmu";
159
-			interrupts = <0 76 4  0 75 4  0 74 4  0 73 4>;
145
+			interrupts = <0 76 4>, <0 75 4>, <0 74 4>, <0 73 4>;
160
146
 		};
161
147
 
162
148
 
163
149
 		sregs@fff3c200 {
164
150
 			compatible = "calxeda,hb-sregs-l2-ecc";
165
151
 			reg = <0xfff3c200 0x100>;
166
-			interrupts = <0 71 4  0 72 4>;
152
+			interrupts = <0 71 4>, <0 72 4>;
167
153
 		};
168
154
 
169
155
 	};